DARK-Adders: Digital Hardware Trojan Attack on Block-based Approximate Adders

被引:2
|
作者
Mishra, Vishesh [1 ]
Hassan, Neelofar [1 ]
Mehta, Akshay [2 ]
Chatterjee, Urbi [1 ]
机构
[1] Indian Inst Technol, Dept Comp Sci & Engn, Kanpur, Uttar Pradesh, India
[2] Indian Inst Technol, Dept Elect Engn, Kanpur, Uttar Pradesh, India
关键词
Approximate Computing; Hardware Security; Trojan attacks;
D O I
10.1109/VLSID57277.2023.00080
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In recent times, approximate computing techniques have emerged as a popular computing paradigm that can significantly minimize consumption of resources at the cost of bounded loss in accuracy of results. More specifically, approximate arithmetic circuits such as addition and multiplication architecture have been widely deployed to benefit image processing, machine learning and other error-resilient applications. However, a major drawback attributed with approximate architectures is that the results generated by them are probabilistic in nature. This indeterminism in input-output characteristics results in security breaches during post-silicon validation. In other words, the relaxation in precision may lower the standard of testing metrics, thus making block-based approximate designs vulnerable to security attacks. This work proposes a digital Hardware Trojan Horse (HTH) that renders approximate adder circuits inefficient. The proposed attack exploits the probabilistic nature of approximate designs to successfully implant the HTH. The presented HTH replaces the original sum-bit generation logic in a 1-bit full adder widely present as a building block in a major class of block-based low latency approximate adders. Experimental results showcase that insertion of HTH in state-of-the-art approximate adders can reduce the end applications accuracy by 2-13%, and 24-31% when Trojan is inserted at Least significant Bit side (LSBs) and Most Significant Bit (MSBs) respectively. Our proposed Trojan does not add significant area overhead upon successful insertion. Additionally, the obtained results also signify that block-based low latency approximate adders with N number of blocks are N/2 times more vulnerable to security attacks than their binary segmentation counterparts. Experimental results also demonstrate that the impact of a digital HTH may be considered to be relatively mild in exact computing designs, it proves to alter the intended behaviour of approximate circuits when tested across real time applications such as machine learning and image processing.
引用
收藏
页码:371 / 376
页数:6
相关论文
共 50 条
  • [41] Block-Based Compression and Corresponding Hardware Circuits for Sparse Activations
    Weng, Yui-Kai
    Huang, Shih-Hsu
    Kao, Hsu-Yu
    [J]. SENSORS, 2021, 21 (22)
  • [42] Optimized Lightweight Hardware Trojan-based Fault Attack on DES
    Zhang, Fan
    Zhang, Yiran
    Shi, Shengwen
    Guo, Shize
    Liang, Ziyuan
    Qureshi, Samiya
    Xu, Congyuan
    [J]. 2018 IEEE 24TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS (ICPADS 2018), 2018, : 654 - 661
  • [43] Performance Comparison of Carry-Lookahead and Carry-Select Adders Based on Accurate and Approximate Additions
    Balasubramanian, Padmanabhan
    Mastorakis, Nikos
    [J]. ELECTRONICS, 2018, 7 (12):
  • [44] Design and Evaluation of On-chip DCT accelerators based on Novel Approximate Reverse Carry Propagate Adders
    Singh, Shalini
    Pothula, Pavan Kumar
    Rao, Madhav
    [J]. 2022 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2022), 2022, : 8 - 13
  • [45] Reservoir Computing for Scalable Hardware with Block-Based Neural Network
    Lee, Kundo
    Hamagami, Tomoki
    [J]. IEEJ TRANSACTIONS ON ELECTRICAL AND ELECTRONIC ENGINEERING, 2021, 16 (12) : 1594 - 1602
  • [46] Computer-Based Education in the Course "Digital Electronics" Teaching the Topic "Adders-Subtractors"
    Borodzhieva, A. N.
    Stoev, I. I.
    Tsvetkova, I. D.
    Zaharieva, S. L.
    Mutkov, V. A.
    [J]. 2020 43RD INTERNATIONAL CONVENTION ON INFORMATION, COMMUNICATION AND ELECTRONIC TECHNOLOGY (MIPRO 2020), 2020, : 705 - 710
  • [47] Towards Collaborative Block-Based Programming on Digital Tabletops
    Selwyn-Smith, Ben
    Homer, Michael
    Anslow, Craig
    [J]. 2017 IEEE BLOCKS AND BEYOND WORKSHOP (B&B), 2017, : 57 - 60
  • [48] Block-based physical modeling for digital sound synthesis
    Rabenstein, Rudolf
    Petrausch, Stefan
    Sarti, Augusto
    De Sanctis, Giovanni
    Erkut, Cumhur
    Karjalainen, Matti
    [J]. IEEE SIGNAL PROCESSING MAGAZINE, 2007, 24 (02) : 42 - 54
  • [49] Fixed block-based lossless compression of digital mammograms
    Al-Saiegh, MY
    Krishnan, S
    [J]. CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING 2001, VOLS I AND II, CONFERENCE PROCEEDINGS, 2001, : 937 - 942
  • [50] Efficient and optimized approximate GDI full adders based on dynamic threshold CNTFETs for specific least significant bits
    Sadeghi, Ayoub
    Ghasemi, Razieh
    Ghasemian, Hossein
    Shiri, Nabiollah
    [J]. FRONTIERS OF INFORMATION TECHNOLOGY & ELECTRONIC ENGINEERING, 2023, 24 (04) : 599 - 616