DARK-Adders: Digital Hardware Trojan Attack on Block-based Approximate Adders

被引:2
|
作者
Mishra, Vishesh [1 ]
Hassan, Neelofar [1 ]
Mehta, Akshay [2 ]
Chatterjee, Urbi [1 ]
机构
[1] Indian Inst Technol, Dept Comp Sci & Engn, Kanpur, Uttar Pradesh, India
[2] Indian Inst Technol, Dept Elect Engn, Kanpur, Uttar Pradesh, India
关键词
Approximate Computing; Hardware Security; Trojan attacks;
D O I
10.1109/VLSID57277.2023.00080
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In recent times, approximate computing techniques have emerged as a popular computing paradigm that can significantly minimize consumption of resources at the cost of bounded loss in accuracy of results. More specifically, approximate arithmetic circuits such as addition and multiplication architecture have been widely deployed to benefit image processing, machine learning and other error-resilient applications. However, a major drawback attributed with approximate architectures is that the results generated by them are probabilistic in nature. This indeterminism in input-output characteristics results in security breaches during post-silicon validation. In other words, the relaxation in precision may lower the standard of testing metrics, thus making block-based approximate designs vulnerable to security attacks. This work proposes a digital Hardware Trojan Horse (HTH) that renders approximate adder circuits inefficient. The proposed attack exploits the probabilistic nature of approximate designs to successfully implant the HTH. The presented HTH replaces the original sum-bit generation logic in a 1-bit full adder widely present as a building block in a major class of block-based low latency approximate adders. Experimental results showcase that insertion of HTH in state-of-the-art approximate adders can reduce the end applications accuracy by 2-13%, and 24-31% when Trojan is inserted at Least significant Bit side (LSBs) and Most Significant Bit (MSBs) respectively. Our proposed Trojan does not add significant area overhead upon successful insertion. Additionally, the obtained results also signify that block-based low latency approximate adders with N number of blocks are N/2 times more vulnerable to security attacks than their binary segmentation counterparts. Experimental results also demonstrate that the impact of a digital HTH may be considered to be relatively mild in exact computing designs, it proves to alter the intended behaviour of approximate circuits when tested across real time applications such as machine learning and image processing.
引用
收藏
页码:371 / 376
页数:6
相关论文
共 50 条
  • [21] A hardware-friendly arithmetic method and efficient implementations for designing digital fuzzy adders
    Navi, Keivan
    Doostaregan, Akbar
    Moaiyeri, Mohammad Hossein
    Hashemipour, Omid
    [J]. FUZZY SETS AND SYSTEMS, 2011, 185 (01) : 111 - 124
  • [22] Efficient Approximate Adders for FPGA-Based Data-Paths
    Perri, Stefania
    Spagnolo, Fanny
    Frustaci, Fabio
    Corsonello, Pasquale
    [J]. ELECTRONICS, 2020, 9 (09) : 1 - 18
  • [23] A stealthy Hardware Trojan based on a Statistical Fault Attack
    Momin, Charles
    Bronchain, Olivier
    Standaert, Francois-Xavier
    [J]. CRYPTOGRAPHY AND COMMUNICATIONS-DISCRETE-STRUCTURES BOOLEAN FUNCTIONS AND SEQUENCES, 2021, 13 (04): : 587 - 600
  • [24] A stealthy Hardware Trojan based on a Statistical Fault Attack
    Charles Momin
    Olivier Bronchain
    François-Xavier Standaert
    [J]. Cryptography and Communications, 2021, 13 : 587 - 600
  • [25] Energy-Efficient Exact and Approximate CNTFET-Based Ternary Full Adders
    Aiman Malik
    Md Shahbaz Hussain
    Mohd. Hasan
    [J]. Circuits, Systems, and Signal Processing, 2024, 43 : 2982 - 3003
  • [26] DeMAS: An Efficient Design Methodology for Building Approximate Adders for FPGA-Based Systems
    Prabakaran, Bharath Srinivas
    Rehman, Semeen
    Hanif, Muhammad Abdullah
    Ullah, Salim
    Mazaheri, Ghazal
    Kumar, Akash
    Shafique, Muhammad
    [J]. PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 917 - 920
  • [27] Input Distribution Aware Library of Approximate Adders Based on Memristor-Aided Logic
    Jha, Chandan Kumar
    Ahmadi-Pour, Sallar
    Drechsler, Rolf
    [J]. PROCEEDINGS OF THE 37TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, VLSID 2024 AND 23RD INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, ES 2024, 2024, : 577 - 582
  • [28] Energy-Efficient Exact and Approximate CNTFET-Based Ternary Full Adders
    Malik, Aiman
    Hussain, Md Shahbaz
    Hasan, Mohd.
    [J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2024, 43 (05) : 2982 - 3003
  • [29] Comparing FPGA-Based Adders and Application to the Implementation of a Digital FIR Filter
    Woelfle, Justin
    Chabini, Noureddine
    Beguenane, Rachid
    [J]. 2023 IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, CCECE, 2023,
  • [30] CNFET-based approximate ternary adders for energy-efficient image processing applications
    Panahi, Atiyeh
    Sharifi, Fazel
    Moaiyeri, Mohammad Hossein
    Navi, Keivan
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2016, 47 : 454 - 465