Numerical study of two-terminal SOT-MRAM

被引:0
|
作者
Hadamek, Tomas [1 ,2 ]
Jorstad, Nils Petter [1 ,2 ]
Goes, Wolfgang [3 ]
Selberherr, Siegfried [2 ]
Sverdlov, Viktor [1 ,2 ]
机构
[1] TU Wien, Christian Doppler Lab Nonvolatile Magnetoresist Me, Inst Microelect, Gusshausstr 27-29, A-1040 Vienna, Austria
[2] TU Wien, Inst Microelect, Gusshausstr 27-29, A-1040 Vienna, Austria
[3] Silvaco Europe Ltd, Cambridge, England
关键词
Two-terminal SOT-MRAM; Spintronics; Temperature modeling; Temperature effects on switching; SPIN-ORBIT TORQUE; MAGNETIZATION; DYNAMICS;
D O I
10.1016/j.physb.2023.415362
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
A fully three-dimensional model coupling charge, spin, magnetization, and temperature dynamics is employed to study the switching behavior of the two-terminal spin-orbit torque magnetoresistive random access memory (2T-SOT-MRAM). We demonstrated that free layer (FL) spin-transfer torque (STT) switching is strongly affected by the inclusion of the SOT. The nucleation of the FL magnetization reversal is similar to the conventional three-terminal (3T)-SOT-MRAM. In comparison to the traditional STT-MRAM, the switching times and critical switching voltages are considerably reduced. Furthermore, the full thermal simulations show the significance of the heating process and temperature modeling in MRAM devices as they demonstrate a significantly lower switching time than the one in a constant temperature model.
引用
收藏
页数:6
相关论文
共 50 条
  • [31] MTJ degradation in SOT-MRAM by self-heating-induced diffusion
    Van Beek, Simon
    Cai, Kaiming
    Rao, Siddharth
    Jayakumar, Ganesh
    Couet, Sebastien
    Jossart, Nico
    Chasin, Adrian
    Kar, Gouri Sankar
    2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2022,
  • [32] SOT-MRAM based Analog in-Memory Computing for DNN inference
    Doevenspeck, J.
    Garello, K.
    Verhoef, B.
    Degraeve, R.
    Van Beek, S.
    Crotti, D.
    Yasin, F.
    Couet, S.
    Jayakumar, G.
    Papistas, I. A.
    Debacker, P.
    Lauwereins, R.
    Dehaene, W.
    Kar, G. S.
    Cosemans, S.
    Mallik, A.
    Verkest, D.
    2020 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2020,
  • [33] MTJ degradation in multi-pillar SOT-MRAM with selective writing
    Van Beek, Simon
    Cai, Kaiming
    Fan, Kaiquan
    Talmelli, Giacomo
    Trovato, Anna
    Jossart, Nico
    Rao, Siddharth
    Chasin, Adrian
    Couet, Sebastien
    2023 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, IRPS, 2023,
  • [34] Exploring a SOT-MRAM Based In-Memory Computing for Data Processing
    He, Zhezhi
    Zhang, Yang
    Angizi, Shaahin
    Gong, Boqing
    Fan, Deliang
    IEEE TRANSACTIONS ON MULTI-SCALE COMPUTING SYSTEMS, 2018, 4 (04): : 676 - 685
  • [35] High-Density SOT-MRAM Based on Shared Bitline Structure
    Seo, Yeongkyo
    Roy, Kaushik
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (08) : 1600 - 1603
  • [36] A Detailed Study of SOT-MRAM as an Alternative to DRAM Primary Memory in Multi-Core Environment
    Kallinatha, H. D.
    Rai, Sadhana
    Talawar, Basavaraj
    IEEE ACCESS, 2024, 12 : 7224 - 7243
  • [37] Demonstration of a NAND-Like SOT-MRAM Multi-Level Cell with Two Operational Modes
    Wang, Chenyi
    Yan, Zhengjie
    Wang, Min
    Wang, Zhaohao
    2024 IEEE 24TH INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY, NANO 2024, 2024, : 317 - 321
  • [38] Ultra-Fast SOT-MRAM Cell with STT Current for Deterministic Switching
    Zeinali, Behzad
    Madsen, Jens K.
    Raghavan, Praveen
    Moradi, Farshad
    2017 IEEE 35TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2017, : 463 - 468
  • [39] Area Efficient Shared Diode Multi-Level Cell SOT-MRAM
    Ali, Karim
    Li, Fei
    Lua, Sunny Y. H.
    Heng, Chun-Huat
    IEEE TRANSACTIONS ON MAGNETICS, 2018, 54 (11)
  • [40] 面向SOT-MRAM的磁屏蔽仿真设计与优化
    高宏
    叶海波
    王超
    孙杰杰
    中国集成电路, 2024, 33(Z1) (Z1) : 70 - 75