Wafer level hermetic bonding and packaging using recrystallized parylene

被引:3
|
作者
Maharshi, Vikram [1 ]
Ahmad, Imran [1 ]
Agarwal, Ajay [2 ]
Mitra, Bhaskar [1 ]
机构
[1] Indian Inst Technol, Dept Elect Engn, Delhi, India
[2] Indian Inst Technol, Dept Elect Engn, Jodhpur, India
基金
新加坡国家研究基金会;
关键词
parylene; MEMS; recrystallization; wafer-level packaging; getter; Pirani;
D O I
10.1088/1361-6439/aca7d0
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This work reports a wafer-level vacuum packaging technique for microelectromechanical system (MEMS) using recrystallized parylene material as a bonding layer. The effect of thermal annealing on the crystallinity of the parylene surface was demonstrated. The low-temperature, stable, homogeneous, and defect-free recrystallized parylene is found as an excellent bonding material for hermetic packages, suitable for the packaging of MEMS sensors. The material's recrystallization improves its capabilities as a moisture and air barrier. The mechanical stability of the bond interface was also investigated by measuring the package's tensile and shear strength. In the absence of a vacuum bonding tool, a Ti getter was integrated into the cavity of the glass capping wafer to create the vacuum and test the hermeticity. The MEMS silicon Pirani gauge was used to monitor the pressure changes inside the sealed cavity. After the getter activation, it was observed that there was a decrease in the pressure from atmospheric pressure to 0.2 mbar for the first few days; after that, no noticeable change was observed. The hermeticity of the packaged device was examined, and the vacuum level inside the package remained the same for the last 70 d. The recrystallized parylene bonded micro package shows better hermeticity than the non-recrystallized parylene micro package.
引用
收藏
页数:9
相关论文
共 50 条
  • [11] Low temperature wafer-level bonding for hermetic packaging of 3D microsystems
    Tan, C. S.
    Fan, J.
    Lim, D. F.
    Chong, G. Y.
    Li, K. H.
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2011, 21 (07)
  • [12] Hermetic packaging concept for laser diodes on wafer level
    Stenchly, Vanessa
    Reinert, Wolfgang
    Quenzer, Hans-Joachim
    2016 6TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2016,
  • [13] Gold-Tin Bonding For 200mm Wafer Level Hermetic MEMS Packaging
    Garnier, A.
    Lagoutte, E.
    Baillin, X.
    Gillot, C.
    Sillon, N.
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 1610 - 1615
  • [14] Hermetic Wafer Level Thin Film Packaging for MEMS
    Soon, Jeffrey Bo Woon
    Singh, Navab
    Calayir, Enes
    Fedder, Gary K.
    Piazza, Gianluca
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 857 - 862
  • [15] Application of TSV Integration and Wafer Bonding Technologies for Hermetic Wafer Level Packaging of MEMS Components for Miniaturized Timing Devices
    Zoschke, K.
    Manier, C. -A.
    Wilke, M.
    Oppermann, H.
    Ruffieux, D.
    Dekker, J.
    Jaakkola, A.
    Dalla Piazza, S.
    Allegato, G.
    Lang, K. -D.
    2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 1343 - 1350
  • [16] Wafer Level Hermetic Bonding Using Sn/In and Cu/Ti/Au Metallization
    Yu, Daquan
    Yan, Liling
    Lee, Chengkuo
    Choi, Won Kyoung
    Thew, Meei Ling
    Foo, Chin Keng
    Lau, John H.
    EPTC: 2008 10TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1-3, 2008, : 767 - 772
  • [17] WAFER-LEVEL HERMETIC PACKAGING TECHNOLOGY FOR MEMS USING ANODICALLY-BONDABLE LTCC WAFER
    Tanaka, Shuji
    Matsuzaki, Sakae
    Mohri, Mamoru
    Okada, Atsushi
    Fukushi, Hideyuki
    Esashi, Masayoshi
    2011 IEEE 24TH INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS (MEMS), 2011, : 376 - 379
  • [18] Development of Copper/Dielectric Hybrid Fusion Bonding with Cavity for CMOS compatible Wafer Level Hermetic Packaging
    Malainou, Antonia
    Visker, Jakob
    Tezcan, Deniz Sabuncuoglu
    2019 IEEE 21ST ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2019, : 388 - 391
  • [19] Wafer-level vacuum/hermetic packaging technologies for MEMS
    Lee, Sang-Hyun
    Mitchell, Jay
    Welch, Warren
    Lee, Sangwoo
    Najafi, Khalil
    RELIABILITY, PACKAGING, TESTING, AND CHARACTERIZATION OF MEMS/MOEMS AND NANODEVICES IX, 2010, 7592
  • [20] A novel wafer-level hermetic packaging for MEMS devices
    Tsou, Chingfu
    Li, Hungchung
    Chang, Hsing-Cheng
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2007, 30 (04): : 616 - 621