4:2 Compressor Design for Low Leakage Applications in FinFET Technology

被引:0
|
作者
Sharma, Vijay Kumar [1 ]
机构
[1] Shri Mata Vaishno Devi Univ, Sch Elect & Commun Engn, Katra, India
关键词
CMOS; 4:2 compressor; low leakage; FinFET; nanoscale regime; ICS;
D O I
10.1080/03772063.2023.2294873
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The increased short-channel effects in the ultra-nanoscale regime limit the operation of complementary metal oxide semiconductor (CMOS) technology for future systems. To combat the issues in the ultra-nanoscale regime, fin-shaped field effect transistor (FinFET) technology is the best choice because of its numerous advantages over CMOS technology. FinFET enhances the further scaling of the devices and control over the channel. Therefore, this research paper presents the implementation of a low leakage 4:2 compressor in FinFET technology. A compressor is a general block, especially used in multiplier units and hence in digital signal processing (DSP) systems. The design of the low power compressor improves the overall efficiency of the DSP systems. An extensive study of the proposed low power 4:2 compressor at 7 nm technology node is done in the paper. Mentor Graphics tools are used for the circuit simulations and analyzes. The key parameters, such as leakage power, delay, power delay product (PDP), and the process voltage temperature (PVT) variations, are estimated for the performance evaluation. The proposed 4:2 compressor saves 87.33% of leakage power and is 75.90% more energy efficient compared to its conventional counterpart.
引用
收藏
页码:6361 / 6369
页数:9
相关论文
共 50 条
  • [21] Ultra-Low-Leakage Chip Multiprocessor Design with Hybrid FinFET Logic Styles
    Chen, Xianmin
    Jha, Niraj K.
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2014, 11 (01)
  • [22] A Novel Technique of Leakage Power Reduction in 9T SRAM Design in FinFET Technology
    Sharma, Nidhi
    Panwar, Uday
    Singh, Virendra
    2016 6TH INTERNATIONAL CONFERENCE - CLOUD SYSTEM AND BIG DATA ENGINEERING (CONFLUENCE), 2016, : 737 - 743
  • [23] Energy-Efficient Design for Logic Circuits Using a Leakage Control Configuration in FinFET Technology
    Ul Haq S.
    Sharma V.K.
    Journal of The Institution of Engineers (India): Series B, 2024, 105 (04) : 903 - 911
  • [24] Imprecise 4-2 compressor design used in image processing applications
    Chang, Yen-Jen
    Cheng, Yu-Cheng
    Lin, Yi-Fong
    Liao, Shao-Chi
    Lai, Chun-Hsiang
    Wu, Tung-Chi
    IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (06) : 848 - 856
  • [25] Design of novel low power architectures of 4:2, 5:2 compressors and 2-bit counter using 7 nm FinFET technology
    Kandasamy N.
    Telagam N.
    Chitra K.
    Journal of Ambient Intelligence and Humanized Computing, 2023, 14 (3) : 2467 - 2479
  • [26] A Novel Design of Low Power FINFET Adiabatic Circuits for VLSI Applications
    Madhuri
    Sunila, D.
    Venkatesh, G.
    Babu, M. Rajan
    2017 INTERNATIONAL CONFERENCE OF ELECTRONICS, COMMUNICATION AND AEROSPACE TECHNOLOGY (ICECA), VOL 2, 2017, : 440 - 443
  • [27] 10nm FINFET Technology for Low Power and High Performance Applications
    Guo, D.
    Shang, H.
    Seo, K.
    Haran, B.
    Standaert, T.
    Gupta, D.
    Alptekin, E.
    Bae, D.
    Bae, G.
    Chanemougame, D.
    Cheng, K.
    Cho, J.
    Hamieh, B.
    Hong, J.
    Hook, T.
    Jung, J.
    Kambhampati, R.
    Kim, B.
    Kim, H.
    Kim, K.
    Kim, T.
    Liu, D.
    Mallela, H.
    Montanini, P.
    Mottura, M.
    Nam, S.
    Ok, L.
    Park, Y.
    Paul, A.
    Prindle, C.
    Ramachandran, R.
    Sardesai, V.
    Scholze, A.
    Seo, S.
    Southwick, R.
    Strane, J.
    Sun, X.
    Tsutsui, G.
    Tripathi, N.
    Vega, R.
    Weybright, M.
    Xie, R.
    Yeh, C.
    Bu, H.
    Burns, S.
    Canaperi, D.
    Celik, M.
    Colburn, M.
    Jagannathan, H.
    Kanakasabaphthy, S.
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [28] Suitability of FinFET technology for low-power mixed-signal applications
    Parvais, B.
    Gustin, C.
    De Heyn, V.
    Loo, J.
    Dehan, M.
    Subramanian, V.
    Mercha, A.
    Collaert, N.
    Rooyackers, R.
    Jurczak, M.
    Wambacq, P.
    Decoutere, S.
    2006 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2006, : 76 - +
  • [29] New Leakage Reduction Techniques for FinFET Technology with Its Application
    Dadoria, Ajay Kumar
    Khare, Kavita
    Gupta, Tarun Kumar
    Singh, R. P.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2018, 27 (07)
  • [30] Ultra-low-leakage, Robust FinFET SRAM Design Using Multiparameter Asymmetric FinFETs
    Guler, Abdullah
    Jha, Niraj K.
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2017, 13 (02)