Accelerating Multi-Agent DDPG on CPU-FPGA Heterogeneous Platform

被引:0
|
作者
Wiggins, Samuel [1 ]
Meng, Yuan [1 ]
Kannan, Rajgopal [2 ]
Prasanna, Viktor [1 ]
机构
[1] Univ Southern Calif, Ming Hsieh Dept Elect & Comp Engn, Los Angeles, CA 90007 USA
[2] DEVCOM Army Res Lab, Adelphi, MD USA
基金
美国国家科学基金会;
关键词
Multi-Agent Reinforcement Learning; FPGA Acceleration; MADDPG;
D O I
10.1109/HPEC58863.2023.10363567
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Multi-Agent Reinforcement Learning (MARL) is a key technology in artificial intelligence applications such as robotics, surveillance, energy systems, etc. Multi-Agent Deep Deterministic Policy Gradient (MADDPG) is a state-of-the-art MARL algorithm that has been widely adopted and considered a popular baseline for novel MARL algorithms. However, existing implementations of MADDPG on CPU and CPU-GPU platforms do not exploit fine-grained parallelism between cooperative agents and handle inter-agent communication sequentially, leading to sub-optimal throughput performance in MADDPG training. In this work, we develop the first high-throughput MADDPG accelerator on a CPU-FPGA heterogeneous platform. Specifically, we develop dedicated hardware modules that enable parallel training of each agent's internal Deep Neural Networks (DNNs) and support low-latency inter-agent communication using an on-chip agent interconnection network. Our experimental results show that the speed performance of agent neural network training improves by a factor of 3.6x - 24.3x and 1.5x - 29.5x compared with state-of-the-art CPU and CPU-GPU implementations. Our design achieves up to a 1.99x and 1.93x improvement in overall system throughput compared with CPU and CPU-GPU implementations, respectively.
引用
下载
收藏
页数:7
相关论文
共 50 条
  • [1] Accelerating Graph Analytics on CPU-FPGA Heterogeneous Platform
    Zhou, Shijie
    Prasanna, Viktor K.
    2017 29TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD), 2017, : 137 - 144
  • [2] Accelerating Equi-Join on a CPU-FPGA Heterogeneous Platform
    Chen, Ren
    Prasanna, Viktor K.
    2016 IEEE 24TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2016, : 212 - 219
  • [3] Accelerating Monte-Carlo Tree Search on CPU-FPGA Heterogeneous Platform
    Meng, Yuan
    Kannan, Rajgopal
    Prasanna, Viktor
    2022 32ND INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, FPL, 2022, : 176 - 182
  • [4] Accelerating Proximal Policy Optimization on CPU-FPGA Heterogeneous Platforms
    Meng, Yuan
    Kuppannagari, Sanmukh
    Prasanna, Viktor
    28TH IEEE INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2020, : 19 - 27
  • [5] GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platforms
    Zeng, Hanqing
    Prasanna, Viktor
    2020 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA '20), 2020, : 255 - 265
  • [6] Designing a Collision Detection Accelerator on a Heterogeneous CPU-FPGA Platform
    Alves, Fredy Augusto M.
    Jamieson, Peter
    da Silva, Lucas B.
    Ferreira, Ricardo S.
    Nacif, Jose Augusto M.
    2017 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2017,
  • [7] HeteroSim: A Heterogeneous CPU-FPGA Simulator
    Feng, Liang
    Liang, Hao
    Sinha, Sharad
    Zhang, Wei
    IEEE COMPUTER ARCHITECTURE LETTERS, 2017, 16 (01) : 38 - 41
  • [8] HeteroSim: A Heterogeneous CPU-FPGA Simulator
    Feng, Liang
    Liang, Hao
    Sinha, Sharad
    Zhang, Wei
    2016 26TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2016,
  • [9] Accelerating GNN Training on CPU plus Multi-FPGA Heterogeneous Platform
    Lin, Yi-Chien
    Zhang, Bingyi
    Prasanna, Viktor
    HIGH PERFORMANCE COMPUTING, CARLA 2022, 2022, 1660 : 16 - 30
  • [10] PH-CF: A Phased Hybrid Algorithm for Accelerating Subgraph Matching Based on CPU-FPGA Heterogeneous Platform
    Zhang, Xian
    Xiao, Guoqing
    Duan, Mingxing
    Chen, Yuedan
    Li, Kenli
    IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 2023, 19 (07) : 8362 - 8373