Accelerating Multi-Agent DDPG on CPU-FPGA Heterogeneous Platform

被引:0
|
作者
Wiggins, Samuel [1 ]
Meng, Yuan [1 ]
Kannan, Rajgopal [2 ]
Prasanna, Viktor [1 ]
机构
[1] Univ Southern Calif, Ming Hsieh Dept Elect & Comp Engn, Los Angeles, CA 90007 USA
[2] DEVCOM Army Res Lab, Adelphi, MD USA
基金
美国国家科学基金会;
关键词
Multi-Agent Reinforcement Learning; FPGA Acceleration; MADDPG;
D O I
10.1109/HPEC58863.2023.10363567
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Multi-Agent Reinforcement Learning (MARL) is a key technology in artificial intelligence applications such as robotics, surveillance, energy systems, etc. Multi-Agent Deep Deterministic Policy Gradient (MADDPG) is a state-of-the-art MARL algorithm that has been widely adopted and considered a popular baseline for novel MARL algorithms. However, existing implementations of MADDPG on CPU and CPU-GPU platforms do not exploit fine-grained parallelism between cooperative agents and handle inter-agent communication sequentially, leading to sub-optimal throughput performance in MADDPG training. In this work, we develop the first high-throughput MADDPG accelerator on a CPU-FPGA heterogeneous platform. Specifically, we develop dedicated hardware modules that enable parallel training of each agent's internal Deep Neural Networks (DNNs) and support low-latency inter-agent communication using an on-chip agent interconnection network. Our experimental results show that the speed performance of agent neural network training improves by a factor of 3.6x - 24.3x and 1.5x - 29.5x compared with state-of-the-art CPU and CPU-GPU implementations. Our design achieves up to a 1.99x and 1.93x improvement in overall system throughput compared with CPU and CPU-GPU implementations, respectively.
引用
收藏
页数:7
相关论文
共 50 条
  • [21] Energy Efficient Video Fusion with Heterogeneous CPU-FPGA Devices
    Sun, Peng
    Achim, Alin
    Hasler, Ian
    Hill, Paul
    Nunez-Yanez, Jose
    PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, : 1399 - 1404
  • [22] A Hybrid Approach to Cache Management in Heterogeneous CPU-FPGA Platforms
    Feng, Liang
    Sinha, Sharad
    Zhang, Wei
    Liang, Yun
    2017 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2017, : 937 - 944
  • [23] Throughput Optimization for Streaming Applications on CPU-FPGA Heterogeneous Systems
    Wei, Xuechao
    Liang, Yun
    Wang, Tao
    Lu, Songwu
    Cong, Jason
    2017 22ND ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2017, : 488 - 493
  • [24] SGX-FPGA: Trusted Execution Environment for CPU-FPGA Heterogeneous Architecture
    Xia, Ke
    Luo, Yukui
    Xu, Xiaolin
    Wei, Sheng
    2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2021, : 301 - 306
  • [25] How Many CPU Cores is an FPGA Worth? Lessons Learned from Accelerating String Sorting on a CPU-FPGA System
    Mikhail Asiatici
    Damian Maiorano
    Paolo Ienne
    Journal of Signal Processing Systems, 2021, 93 : 1405 - 1417
  • [26] How Many CPU Cores is an FPGA Worth? Lessons Learned from Accelerating String Sorting on a CPU-FPGA System
    Asiatici, Mikhail
    Maiorano, Damian
    Ienne, Paolo
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2021, 93 (12): : 1405 - 1417
  • [27] Accelerating N-bit Operations over TFHE on Commodity CPU-FPGA
    Nam, Kevin
    Oh, Hyunyoung
    Moon, Hyungon
    Paek, Yunheung
    2022 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2022,
  • [28] Analysis and Modeling of Collaborative Execution Strategies for Heterogeneous CPU-FPGA Architectures
    Huang, Sitao
    Chang, Li-Wen
    El Hajj, Izzat
    De Gonzalo, Simon Garcia
    Gomez-Luna, Juan
    Chalamalasetti, Sai Rahul
    El-Hadedy, Mohamed
    Milojicic, Dejan
    Mutlu, Onur
    Chen, Deming
    Hwu, Wen-mei
    PROCEEDINGS OF THE 2019 ACM/SPEC INTERNATIONAL CONFERENCE ON PERFORMANCE ENGINEERING (ICPE '19), 2019, : 79 - 90
  • [29] A CPU-FPGA Heterogeneous Acceleration System for Scene Text Detection Network
    Jiang, Jianfei
    Jiang, Mingjun
    Zhang, Jiayu
    Dong, Feng
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (06) : 2947 - 2951
  • [30] Prototyping a Biologically Plausible Neuron Model on a Heterogeneous CPU-FPGA Board
    Alfaro-Badilla, Kaleb
    Chacon-Rodriguez, Alfonso
    Smaragdos, Georgios
    Strydis, Christos
    Arroyo-Romero, Andres
    Espinoza-Gonzalez, Javier
    Salazar-Garcia, Carlos
    2019 IEEE 10TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2019, : 5 - 8