Accelerating Equi-Join on a CPU-FPGA Heterogeneous Platform

被引:17
|
作者
Chen, Ren [1 ]
Prasanna, Viktor K. [1 ]
机构
[1] Univ Southern Calif, Ming Hsieh Dept Elect Engn, Los Angeles, CA 90089 USA
来源
2016 IEEE 24TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM) | 2016年
关键词
Keywords Database Operation; Heterogeneous Platform; Hardware Acceleration; CPU-FPGA; Sorting; Join; Selection;
D O I
10.1109/FCCM.2016.62
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Accelerating database applications using FPGAs has recently been an area of growing interest in both academia and industry. Equi-join is one of the key database operations whose performance highly depends on sorting, which exhibits high memory usage on FPGA. A fully pipelined N-key merge sorter consists of log N sorting stages using 0(N) memory totally. For large data sets, external memory has to be employed to perform data buffering between the sorting stages. This introduces pipeline stalls as well as several iterations between FPGA and external memory, causing significant performance degradation. In this paper, we speed-up equi-join using a hybrid CPU-FPGA heterogeneous platform. To alleviate the performance impact of limited memory, we propose a merge sort based hybrid design where the first few sorting stages in the merge sort tree are replaced with "folded" bitonic sorting networks. These "folded" bitonic sorting networks operate in parallel on the FPGA. The partial results are then merged on the CPU to produce the final sorted result. Based on this hybrid sorting design, we develop two streaming join algorithms by optimizing the classic CPU-based nested-loop join and sort-merge join algorithms. On a range of data set sizes, our design achieves throughput improvement of 3.1x and 1.9x compared with software-only and FPGA only implementations, respectively. Our design sustains 21.6% of the peak bandwidth, which is 3.9x utilization obtained by the stateof-the-art FPGA equi-join implementation.
引用
收藏
页码:212 / 219
页数:8
相关论文
共 50 条
  • [1] Accelerating Graph Analytics on CPU-FPGA Heterogeneous Platform
    Zhou, Shijie
    Prasanna, Viktor K.
    2017 29TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD), 2017, : 137 - 144
  • [2] Accelerating Multi-Agent DDPG on CPU-FPGA Heterogeneous Platform
    Wiggins, Samuel
    Meng, Yuan
    Kannan, Rajgopal
    Prasanna, Viktor
    2023 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE, HPEC, 2023,
  • [3] Accelerating Monte-Carlo Tree Search on CPU-FPGA Heterogeneous Platform
    Meng, Yuan
    Kannan, Rajgopal
    Prasanna, Viktor
    2022 32ND INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, FPL, 2022, : 176 - 182
  • [4] Accelerating Proximal Policy Optimization on CPU-FPGA Heterogeneous Platforms
    Meng, Yuan
    Kuppannagari, Sanmukh
    Prasanna, Viktor
    28TH IEEE INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2020, : 19 - 27
  • [5] GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platforms
    Zeng, Hanqing
    Prasanna, Viktor
    2020 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA '20), 2020, : 255 - 265
  • [6] Bloom Filter-Based Parallel Architecture for Accelerating Equi-Join Operation on FPGA
    He, Binhao
    Xue, Meiting
    Liu, Shubiao
    Luo, Wei
    ELECTRONICS, 2021, 10 (15)
  • [7] Designing a Collision Detection Accelerator on a Heterogeneous CPU-FPGA Platform
    Alves, Fredy Augusto M.
    Jamieson, Peter
    da Silva, Lucas B.
    Ferreira, Ricardo S.
    Nacif, Jose Augusto M.
    2017 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2017,
  • [8] HeteroSim: A Heterogeneous CPU-FPGA Simulator
    Feng, Liang
    Liang, Hao
    Sinha, Sharad
    Zhang, Wei
    2016 26TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2016,
  • [9] HeteroSim: A Heterogeneous CPU-FPGA Simulator
    Feng, Liang
    Liang, Hao
    Sinha, Sharad
    Zhang, Wei
    IEEE COMPUTER ARCHITECTURE LETTERS, 2017, 16 (01) : 38 - 41
  • [10] PH-CF: A Phased Hybrid Algorithm for Accelerating Subgraph Matching Based on CPU-FPGA Heterogeneous Platform
    Zhang, Xian
    Xiao, Guoqing
    Duan, Mingxing
    Chen, Yuedan
    Li, Kenli
    IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 2023, 19 (07) : 8362 - 8373