Fully Binarized Graph Convolutional Network Accelerator Based on In-Memory Computing with Resistive Random-Access Memory

被引:0
|
作者
Zhang, Woyu [1 ,2 ]
Li, Zhi [1 ,2 ]
Zhang, Xinyuan [4 ]
Wang, Fei [1 ,2 ]
Wang, Shaocong [4 ]
Lin, Ning [4 ]
Li, Yi [4 ]
Wang, Jun [1 ,2 ]
Yue, Jinshan [1 ,3 ]
Dou, Chunmeng [1 ,2 ,3 ]
Xu, Xiaoxin [1 ,2 ,3 ]
Wang, Zhongrui [4 ,5 ]
Shang, Dashan [1 ,2 ,3 ]
机构
[1] Chinese Acad Sci, Inst Microelect, Key Lab Microelect Devices & Integrated Technol, 3 Beitucheng West Rd, Beijing 100029, Peoples R China
[2] Univ Chinese Acad Sci, Beijing 100049, Peoples R China
[3] Chinese Acad Sci, Key Lab Fabricat Technol Integrated Circuits, 3 Beitucheng West Rd, Beijing 100029, Peoples R China
[4] Univ Hong Kong, Dept Elect & Elect Engn, Pok Fu Lam Rd, Hong Kong 999077, Peoples R China
[5] Hong Kong Sci Park, ACCESS AI Chip Ctr Emerging Smart Syst, InnoHK Ctr, Hong Kong 999077, Peoples R China
基金
中国国家自然科学基金;
关键词
binarization; computing-in-memory; energy efficiency; graph convolutional networks; resistive random-access memory; CONTENT-ADDRESSABLE MEMORY; NEURAL-NETWORKS; CLASSIFICATION;
D O I
10.1002/aisy.202300784
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Artificial intelligence for graph-structured data has achieved remarkable success in applications such as recommendation systems, social networks, drug discovery, and circuit annotation. Graph convolutional networks (GCNs) are an effective way to learn representations of various graphs. The increasing size and complexity of graphs call for in-memory computing (IMC) accelerators for GCN to alleviate massive data transmission between off-chip memory and processing units. However, GCN implementation with IMC is challenging because of the large memory consumption, irregular memory access, and device nonidealities. Herein, a fully binarized GCN (BGCN) accelerator based on computational resistive random-access memory (RRAM) through software-hardware codesign is presented. The essential operations including aggregation and combination in GCN are implemented on the RRAM crossbar arrays with cooperation between multiply-and-accumulation and content-addressable memory operations. By leveraging the model quantization and IMC on the RRAM, the BGCN accelerator demonstrates less RRAM usage, high robustness to the device variations, high energy efficiency, and comparable classification accuracy compared to the current state-of-the-art GCN accelerators on both graph classification task using the MUTAG and PTC datasets and node classification task using the Cora and CiteSeer datasets. These results provide a promising approach for edge intelligent systems to efficiently process graph-structured data. This article presents a fully binarized graph convolutional network accelerator based on computational resistive random-access memory (RRAM). By leveraging the model quantization and in-memory computing, less RRAM usage, high robustness, high energy efficiency, and comparable classification accuracy are demonstrated on both graph and node classifications, providing a promising approach for edge intelligent systems.image (c) 2024 WILEY-VCH GmbH
引用
收藏
页数:11
相关论文
共 50 条
  • [1] Design of Graph Convolutional Network Accelerator Based on Resistive Random Access Memory br
    Bing, Li
    Kangjun, Wu
    Jing, Wang
    Sen, Li
    Lan, Gao
    Weigong, Zhang
    Tianming, Ni
    [J]. JOURNAL OF ELECTRONICS & INFORMATION TECHNOLOGY, 2023, 45 (01) : 106 - 115
  • [2] Research on Progress of Computing In-Memory Based on Static Random-Access Memory
    Lin Zhiting
    Xu Tian
    Tong Zhongzhen
    Wu Xiulong
    Wang Fangming
    Peng Chunyu
    Lu Wenjuan
    Zhao Qiang
    Chen Junning
    [J]. JOURNAL OF ELECTRONICS & INFORMATION TECHNOLOGY, 2022, 44 (11) : 4041 - 4057
  • [3] A Fully Integrated System-on-Chip Design with Scalable Resistive Random-Access Memory Tile Design for Analog in-Memory Computing
    Cai, Fuxi
    Yen, She-Hwa
    Uppala, Apurva
    Thomas, Luke
    Liu, Tianchi
    Fu, Peter
    Zhang, Xiaofeng
    Low, Ambrose
    Kamalanathan, Deepak
    Hsu, Joe
    Ayyagari-Sangamalli, Buvna
    [J]. ADVANCED INTELLIGENT SYSTEMS, 2022, 4 (08)
  • [4] A computing-in-memory macro based on three-dimensional resistive random-access memory
    Huo, Qiang
    Yang, Yiming
    Wang, Yiming
    Lei, Dengyun
    Fu, Xiangqu
    Ren, Qirui
    Xu, Xiaoxin
    Luo, Qing
    Xing, Guozhong
    Chen, Chengying
    Si, Xin
    Wu, Hao
    Yuan, Yiyang
    Li, Qiang
    Li, Xiaoran
    Wang, Xinghua
    Chang, Meng-Fan
    Zhang, Feng
    Liu, Ming
    [J]. NATURE ELECTRONICS, 2022, 5 (07) : 469 - 477
  • [5] A computing-in-memory macro based on three-dimensional resistive random-access memory
    Qiang Huo
    Yiming Yang
    Yiming Wang
    Dengyun Lei
    Xiangqu Fu
    Qirui Ren
    Xiaoxin Xu
    Qing Luo
    Guozhong Xing
    Chengying Chen
    Xin Si
    Hao Wu
    Yiyang Yuan
    Qiang Li
    Xiaoran Li
    Xinghua Wang
    Meng-Fan Chang
    Feng Zhang
    Ming Liu
    [J]. Nature Electronics, 2022, 5 : 469 - 477
  • [6] A compute-in-memory chip based on resistive random-access memory
    Wan, Weier
    Kubendran, Rajkumar
    Schaefer, Clemens
    Eryilmaz, Sukru Burc
    Zhang, Wenqiang
    Wu, Dabin
    Deiss, Stephen
    Raina, Priyanka
    Qian, He
    Gao, Bin
    Joshi, Siddharth
    Wu, Huaqiang
    Wong, H-S Philip
    Cauwenberghs, Gert
    [J]. NATURE, 2022, 608 (7923) : 504 - +
  • [7] A compute-in-memory chip based on resistive random-access memory
    Weier Wan
    Rajkumar Kubendran
    Clemens Schaefer
    Sukru Burc Eryilmaz
    Wenqiang Zhang
    Dabin Wu
    Stephen Deiss
    Priyanka Raina
    He Qian
    Bin Gao
    Siddharth Joshi
    Huaqiang Wu
    H.-S. Philip Wong
    Gert Cauwenberghs
    [J]. Nature, 2022, 608 : 504 - 512
  • [8] Resistive random-access memory based on ratioed memristors
    Lastras-Montano, Miguel Angel
    Cheng, Kwang-Ting
    [J]. NATURE ELECTRONICS, 2018, 1 (08): : 466 - 472
  • [9] Resistive random-access memory based on ratioed memristors
    Miguel Angel Lastras-Montaño
    Kwang-Ting Cheng
    [J]. Nature Electronics, 2018, 1 : 466 - 472
  • [10] Programming Techniques of Resistive Random-Access Memory Devices for Neuromorphic Computing
    Machado, Pau
    Manich, Salvador
    Gomez-Pau, Alvaro
    Rodriguez-Montanes, Rosa
    Gonzalez, Mireia Bargallo
    Campabadal, Francesca
    Arumi, Daniel
    [J]. ELECTRONICS, 2023, 12 (23)