Research on Progress of Computing In-Memory Based on Static Random-Access Memory

被引:1
|
作者
Lin Zhiting [1 ]
Xu Tian [1 ]
Tong Zhongzhen [1 ]
Wu Xiulong [1 ]
Wang Fangming [1 ]
Peng Chunyu [1 ]
Lu Wenjuan [1 ]
Zhao Qiang [1 ]
Chen Junning [1 ]
机构
[1] Anhui Univ, Elect & Informat Engn, Hefei 230601, Peoples R China
基金
中国国家自然科学基金;
关键词
Static Random-Access Memory (SRAM); Computing In-Memory (CIM); Artificial Intelligence (AI); Convolutional Neural Networks (CNN); Analogue-to-Digital Converter (ADC); SRAM MACRO; UNIT-MACRO; COMPUTATION; CELL; DESIGN;
D O I
10.11999/JEIT210896
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With the arrival of the "computing power era", large-scale data need to go back and forth between the memory and the processor. However, the demand for frequent access can not be achieved in the traditional Von Neumann architecture which separates the computing and storage. The Von Neumann bottleneck and the "storage wall" in the traditional computing architecture have been broken with the birth of Computing In-Memory (CIM) Static Random-Access Memory technique. Thereby, for the "computing power era" it has revolutionary significance. Due to Static Random-Access Memory (SRAM) reads data fast and has better compatibility with advanced logic technology. Therefore, the attention of scholars at domestic and international has been attracted by SRAM-based CIM technology. The application of SRAM-based CIM technology is summarized, including machine learning, coding, encryption and decryption algorithm. The various circuit structures to realize the operation function and various quantization techniques based on Analog-to-Digital Conversion (ADC) are summarized and compared in this paper. In addition, the problems and challenges of the existing CIM architectures are analyzed. Then some existing solution strategies for those issues also are presented. Finally, the technique of SRAM-based CIM is prospected from different aspects.
引用
收藏
页码:4041 / 4057
页数:17
相关论文
共 60 条
  • [1] Xcel-RAM: Accelerating Binary Neural Networks in High-Throughput SRAM Compute Arrays
    Agrawal, Amogh
    Jaiswal, Akhilesh
    Roy, Deboleena
    Han, Bing
    Srinivasan, Gopalakrishnan
    Ankit, Aayush
    Roy, Kaushik
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (08) : 3064 - 3076
  • [2] X-SRAM: Enabling In-Memory Boolean Computations in CMOS Static Random Access Memories
    Agrawal, Amogh
    Jaiswal, Akhilesh
    Lee, Chankyu
    Roy, Kaushik
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (12) : 4219 - 4232
  • [3] Ali M., 2020, P ACM IEEE INT S LOW, P61
  • [4] IMAC: In-Memory Multi-Bit Multiplication and ACcumulation in 6T SRAM Array
    Ali, Mustafa
    Jaiswal, Akhilesh
    Kodge, Sangamesh
    Agrawal, Amogh
    Chakraborty, Indranil
    Roy, Kaushik
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (08) : 2521 - 2531
  • [5] CONV-SRAM: An Energy-Efficient SRAM With In-Memory Dot-Product Computation for Low-Power Convolutional Neural Networks
    Biswas, Avishek
    Chandrakasan, Anantha P.
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (01) : 217 - 230
  • [6] Biswas A, 2018, ISSCC DIG TECH PAP I, P488, DOI 10.1109/ISSCC.2018.8310397
  • [7] Chen HC, 2019, PROCEEDINGS OF 2019 2ND INTERNATIONAL CONFERENCE ON COMMUNICATION ENGINEERING AND TECHNOLOGY (ICCET 2019), P139, DOI [10.1109/iccet.2019.8726871, 10.1109/ICCET.2019.8726871]
  • [8] Area-Efficient Distributed Arithmetic Optimization via Heuristic Decomposition and In-Memroy Computing
    Chen, Jian
    Zhao, Wenfeng
    Ha, Yajun
    [J]. 2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2019,
  • [9] An 89TOPS/W and 16.3TOPS/mm2 All-Digital SRAM-Based Full-Precision Compute-In Memory Macro in 22nm for Machine-Learning Edge Applications
    Chih, Yu-Der
    Lee, Po-Hao
    Fujiwara, Hidehiro
    Shih, Yi-Chun
    Lee, Chia-Fu
    Naous, Rawan
    Chen, Yu-Lin
    Lo, Chieh-Pu
    Lu, Cheng-Han
    Mori, Haruki
    Zhao, Wei-Cheng
    Sun, Dar
    Sinangil, Mahmut E.
    Chen, Yen-Huei
    Chou, Tan-Li
    Akarvardar, Kerem
    Liao, Hung-Jen
    Wang, Yih
    Chang, Meng-Fan
    Chang, Tsung-Yung Jonathan
    [J]. 2021 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2021, 64 : 252 - +
  • [10] A 4-Kb 1-to-8-bit Configurable 6T SRAM-Based Computation-in-Memory Unit-Macro for CNN-Based AI Edge Processors
    Chiu, Yen-Cheng
    Zhang, Zhixiao
    Chen, Jia-Jing
    Si, Xin
    Liu, Ruhui
    Tu, Yung-Ning
    Su, Jian-Wei
    Huang, Wei-Hsing
    Wang, Jing-Hong
    Wei, Wei-Chen
    Hung, Je-Min
    Sheu, Shyh-Shyuan
    Li, Sih-Han
    Wu, Chih-I
    Liu, Ren-Shuo
    Hsieh, Chih-Cheng
    Tang, Kea-Tiong
    Chang, Meng-Fan
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2020, 55 (10) : 2790 - 2801