BARVINN: Arbitrary Precision DNN Accelerator Controlled by a RISC-V CPU

被引:5
|
作者
Askarihemmat, Mohammadhossein [1 ]
Wagner, Sean [2 ]
Bilaniuk, Olexa [3 ]
Hariri, Yassine [4 ]
Savaria, Yvon [1 ]
David, Jean-Pierre [1 ]
机构
[1] Ecole Polytechn Montreal, Montreal, PQ, Canada
[2] IBM Corp, Toronto, ON, Canada
[3] Mila, Montreal, PQ, Canada
[4] CMC Microsyst, Kingston, ON, Canada
基金
加拿大自然科学与工程研究理事会;
关键词
neural networks; hardware acceleration; FPGA; low-precision;
D O I
10.1145/3566097.3567872
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
We present a DNN accelerator that allows inference at arbitrary precision with dedicated processing elements that are configurable at the bit level. Our DNN accelerator has 8 Processing Elements controlled by a RISC-V controller with a combined 8.2 TMACs of computational power when implemented with the recent Alveo U250 FPGA platform. We develop a code generator tool that ingests CNN models in ONNX format and generates an executable command stream for the RISC-V controller. We demonstrate the scalable throughput of our accelerator by running different DNN kernels and models when different quantization levels are selected. Compared to other low precision accelerators, our accelerator provides run time programmability without hardware reconfiguration and can accelerate DNNs with multiple quantization levels, regardless of the target FPGA size. BARVINN is an open source project and it is available at https://github.com/hossein1387/BARVINN.
引用
下载
收藏
页码:483 / 489
页数:7
相关论文
共 50 条
  • [21] The Davis In-Order (DINO) CPU A Teaching-focused RISC-V CPU Design
    Lowe-Power, Jason
    Nitta, Christopher
    WCAE'19: PROCEEDINGS OF THE WORKSHOP ON COMPUTER ARCHITECTURE EDUCATION, 2019,
  • [22] Retargeting the MIPS-II CPU Core to the RISC-V Architecture
    Cieslak, Sebastian
    Oleksiak, Adrian
    Marcinek, Krzysztof
    Pleskacz, Witold A.
    PROCEEDINGS OF THE 2019 26TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2019), 2019, : 252 - 255
  • [23] RISC-V3: A RISC-V Compatible CPU With a Data Path Based on Redundant Number Systems
    Reichenbach, Marc
    Knoedtel, Johannes
    Rachuj, Sebastian
    Fey, Dietmar
    IEEE ACCESS, 2021, 9 : 43684 - 43700
  • [24] HECTOR-V: A Heterogeneous CPU Architecture for a Secure RISC-V Execution Environment
    Nasahl, Pascal
    Schilling, Robert
    Werner, Mario
    Mangard, Stefan
    ASIA CCS'21: PROCEEDINGS OF THE 2021 ACM ASIA CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, 2021, : 187 - 199
  • [25] SMURF: Scalar Multiple-precision Unum Risc-V Floating-point Accelerator for Scientific Computing
    Bocco, Andrea
    Durand, Yves
    De Dinechin, Florent
    CONFERENCE FOR NEXT GENERATION ARITHMETIC 2019 (CONGA), 2019,
  • [26] A Heterogeneous RISC-V Processor for Efficient DNN Application in Smart Sensing System
    Zhang, Haifeng
    Wu, Xiaoti
    Du, Yuyu
    Guo, Hongqing
    Li, Chuxi
    Yuan, Yidong
    Zhang, Meng
    Zhang, Shengbing
    SENSORS, 2021, 21 (19)
  • [27] A Multimode SHA-3 Accelerator based on RISC-V system
    Huynh, Huu-Thuan
    Dang, Tan-Phat
    Tran, Tuan-Kiet
    Hoang, Trong-Thuc
    Pham, Cong-Kha
    IEICE ELECTRONICS EXPRESS, 2024, 21 (11):
  • [28] Risk-5: Controlled Approximations for RISC-V
    Felzmann, Isaias
    Fabricio Filho, Joao
    Wanner, Lucas
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (11) : 4052 - 4063
  • [29] Tracking Accelerator Based on RISC-V Custom Instructions for GNSS Receiver
    Wang, Shaoha
    Ding, Xiangji
    Yang, Ying
    IEICE ELECTRONICS EXPRESS, 2024,
  • [30] Tracking accelerator based on RISC-V custom instructions for GNSS receiver
    Wang, Shaohao
    Ding, Xiangjie
    Yang, Ying
    IEICE ELECTRONICS EXPRESS, 2024, 21 (10): : 5 - 6