共 50 条
- [21] The Davis In-Order (DINO) CPU A Teaching-focused RISC-V CPU Design WCAE'19: PROCEEDINGS OF THE WORKSHOP ON COMPUTER ARCHITECTURE EDUCATION, 2019,
- [22] Retargeting the MIPS-II CPU Core to the RISC-V Architecture PROCEEDINGS OF THE 2019 26TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2019), 2019, : 252 - 255
- [23] RISC-V3: A RISC-V Compatible CPU With a Data Path Based on Redundant Number Systems IEEE ACCESS, 2021, 9 : 43684 - 43700
- [24] HECTOR-V: A Heterogeneous CPU Architecture for a Secure RISC-V Execution Environment ASIA CCS'21: PROCEEDINGS OF THE 2021 ACM ASIA CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, 2021, : 187 - 199
- [25] SMURF: Scalar Multiple-precision Unum Risc-V Floating-point Accelerator for Scientific Computing CONFERENCE FOR NEXT GENERATION ARITHMETIC 2019 (CONGA), 2019,
- [29] Tracking Accelerator Based on RISC-V Custom Instructions for GNSS Receiver IEICE ELECTRONICS EXPRESS, 2024,
- [30] Tracking accelerator based on RISC-V custom instructions for GNSS receiver IEICE ELECTRONICS EXPRESS, 2024, 21 (10): : 5 - 6