Design and performance assessment of a vertical feedback FET

被引：9

作者：

Katta, Sai Shirov ^{[1
]}

Kumari, Tripty ^{[1
]}

Das, Subir ^{[1
]}

Tiwari, Pramod Kumar ^{[1
]}

机构：

[1] Indian Inst Technol Patna, Dept Elect Engn, Bihar 801106, India

来源：

MICROELECTRONICS JOURNAL | 2023年 / 137卷

关键词：

Feedback FET; Hysteresis; Interface trap charges; Steep-switching; Subthreshold swing; FIELD-EFFECT TRANSISTOR; FLASH MEMORY CELL; GATE; TFET;

D O I：

10.1016/j.mejo.2023.105806

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper proposes the structure of a vertical PNPN single gated feedback field-effect transistor (vertical FBFET) and investigates its performance using a TCAD simulator. The performance of the device is investigated against variations in a few geometrical and process parameters. The device exhibits an ultra-steep switching characteristic with a minimum subthreshold swing of 0.03 mV/dec and a high ON/OFF current ratio of similar to 1011. Subsequently, the hysteresis characteristic of the vertical FBFET is analyzed against variation in interface trap charges at Si and Al2O3 interfaces. Due to the presence of negative/positive interface trap charges at silicon and Al2O3 interface, the memory window is enlarged/reduced from 1.1 V to 1.21 V/0.96 V respectively. The vertical FBFET also shows a wide variation in the memory window for channel length and temperature variations.

引用

页数：6

共 50 条

[31] DESIGN, EVALUATION AND PERFORMANCE OF VERTICAL LIGHTPIPES
Martin-Ferron, Leandro
DYNA, 2015, 90 (04): : 400 - 406
[32] Promised Design of Energy-Efficient Negative-Capacitance Vertical Tunneling FET
Thoti, Narasimhulu
Li, Yiming
ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2021, 10 (07)
[33] Design and analysis of trigate Ge pocket vertical tunnel FET for enhanced drive current
Singh, Khushboo
Mishra, Ram Awadh
Priyadarshani, Kumari Nibha
MATERIALS SCIENCE AND ENGINEERING B-ADVANCED FUNCTIONAL SOLID-STATE MATERIALS, 2025, 315
[34] Design and simulation of charge sensitive preamplifier with CMOS FET implemented as feedback capacitor Cfp
Wembe Tafo Evariste
Su Hong
Gao Yanni
Wu Ming
NUCLEAR SCIENCE AND TECHNIQUES, 2008, 19 (04) : 241 - 245
[35] Design and simulation of charge sensitive preamplifier with CMOS FET implemented as feedback capacitor Cfp
WEMBE TAFO Evariste
Nuclear Science and Techniques, 2008, (04) : 241 - 245
[36] Performance Investigation of Source Extension Approach on III-V Vertical Tunnel FET
Saravanan, M.
Parthasarathy, Eswaran
IEEE ACCESS, 2024, 12 : 56439 - 56447
[37] Fet preamplifier has no overall feedback
Gaspar, L
ELECTRONICS WORLD, 1997, 103 (1736): : 676 - 676
[38] FEEDBACK LOOP STABILIZES FET OSCILLATOR
MOURLAM, L
ELECTRONICS, 1967, 40 (18): : 97 - &
[39] Performance of vertical vibration isolation system with gravitational positive feedback
Zhao, PF
Zhang, PH
Tang, JX
Luo, J
ACTA PHYSICA SINICA-OVERSEAS EDITION, 1998, 7 (10): : 744 - 750
[40] CO-CONSTRUCTED ASSESSMENT AND FEEDBACK: ASSESSMENT DESIGN FOR LEARNING
Doolan, Martina A.
EDULEARN11: 3RD INTERNATIONAL CONFERENCE ON EDUCATION AND NEW LEARNING TECHNOLOGIES, 2011, : 3290 - 3295

← 1 2 3 4 5 →