Design and Analysis of Junctionless-Based Gate All Around N plus Doped Layer Nanowire TFET Biosensor

被引:7
|
作者
Kumar, Parveen [1 ]
Raj, Balwinder [1 ]
Wadhwa, Girish [2 ]
Singh, Balwinder [3 ]
Kumar, Raj [4 ]
机构
[1] Natl Inst Technol, Jalandhar, India
[2] Chitkara Univ, Inst Engn & Technol, Chandigarh, Punjab, India
[3] C DAC Mohali, ACSD, Ajitgarh, Punjab, India
[4] Chandigarh Univ, Ajitgarh, Punjab, India
关键词
biosensor; nanowire; biomolecules; TFET; sensitivity; LABEL-FREE DETECTION; BIOMOLECULES; TRANSISTORS; SIMULATION; MOSFETS; MODEL;
D O I
10.1149/2162-8777/ad1a1b
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This work is based on the analysis and designing of Gate All Around N+ doped layer Nanowire Tunnel Field Effect Transistors (NTFET) without junctions for application in biosensor by considering the various bio molecules like uricase, proteins, biotin, streptavidin, Aminopropyl-triethoxy-silane (ATS) and many more with dielectric modulation technique and gate-all-around (GAA) environment. Device sensitivity and tunneling probability is further improved by N+ doped layer (1 x 1020 cm-3). The change in the subthreshold-slope (SS), drain current (ID), transconductance(gm), and ratio of ION/IOFF has been examined to detect the sensitivity of the proposed device by confining various biomolecules in the area of nanocavity. The nanocavity area creates a shield in the source gate of oxide layer and electrodes metal. The Junctionless Gate All Around Nanowire Tunnel-Field-Effect-Transistor (JLGAA-NTFET) shows less leakage current and large control on the channel. The design of JLGAA-NTFET is with high doping concentration and observed higher sensitivity for ATS biomolecule which is suitable for sensor design application. Design and analysis of Junctionless based Gate-All-Around N+ doped layer Nanowire tunnel-field-effect-transistor (JLGAA-NTFET) for biosensor application.Various biomolecules such as uricase, streptavidin, protein, biotin, Uriease, Amino-propyl triethoxysilane (ATS) are used during simulation.The N+ doped layer is installed to improve the tunneling probability of the device which further enhances the device sensitivity.The nanocavity area is created a layer in sandwiched between the oxide layer of source-gate and electrodes metal of source-gate.The JLGAA-NTFET shows the reduced leakage currents in terms of short-channel-effects (SCEs) and superior controllability over the channel.
引用
收藏
页数:6
相关论文
共 50 条
  • [31] Design and Performance Analysis of N plus Pocket-Doped Vertical DMDGDP TFET With T-Shape Channel for Sensitivity Improvement-As a Biosensor
    Kondavitee, Girija Sravani
    Kumar, Rapolu Anil
    Karumuri, Srinivasa Rao
    IEEE SENSORS JOURNAL, 2025, 25 (02) : 3444 - 3451
  • [32] Physics-based drain current modeling of gate-all-around junctionless nanowire twin-gate transistor (JN-TGT) for digital applications
    Pratap, Yogesh
    Gautam, Rajni
    Haldar, Subhasis
    Gupta, R. S.
    Gupta, Mridula
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2016, 15 (02) : 492 - 501
  • [33] Sensitivity Investigation of Junctionless Gate-all-around Silicon Nanowire Field-Effect Transistor-Based Hydrogen Gas Sensor
    Chaujar, Rishu
    Yirak, Mekonnen Getnet
    SILICON, 2023, 15 (01) : 609 - 621
  • [34] Electrical characterization of n-type cylindrical gate all around nanowire junctionless transistor with SiO2 and high-k dielectrics
    Alias, Nurul Ezaila
    Sule, Mohammed Adamu
    Tan, Michael Loong Peng
    Hamzah, Afiq
    Saidu, Kabiru Adamu
    Mohammed, Sanusi
    Aminu, Tijjani Kuda
    Shehu, Adamu
    2020 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE 2020), 2020, : 13 - 16
  • [35] Sensitivity Investigation of Junctionless Gate-all-around Silicon Nanowire Field-Effect Transistor-Based Hydrogen Gas Sensor
    Rishu Chaujar
    Mekonnen Getnet Yirak
    Silicon, 2023, 15 : 609 - 621
  • [36] Physics-based drain current modeling of gate-all-around junctionless nanowire twin-gate transistor (JN-TGT) for digital applications
    Yogesh Pratap
    Rajni Gautam
    Subhasis Haldar
    R. S. Gupta
    Mridula Gupta
    Journal of Computational Electronics, 2016, 15 : 492 - 501
  • [37] Simulation of Gate-All-Around Tunnel Field-Effect Transistor with an n-Doped Layer
    Lee, Dong Seup
    Yang, Hong-Seon
    Kang, Kwon-Chil
    Lee, Joung-Eob
    Lee, Jung Han
    Cho, Seongjae
    Park, Byung-Gook
    IEICE TRANSACTIONS ON ELECTRONICS, 2010, E93C (05) : 540 - 545
  • [38] Design and analysis of Si-based arch-shaped gate-all-around (GAA) tunneling field-effect transistor (TFET)
    Seo, Jae Hwa
    Yoon, Young Jun
    Lee, Seongmin
    Lee, Jung-Hee
    Cho, Seongjae
    Kang, In Man
    CURRENT APPLIED PHYSICS, 2015, 15 (03) : 208 - 212
  • [39] Design and performance analysis of a nanoscaled inverter based on wrap-around-gate nanowire MOSFETs
    Seyedi, A.
    Pavel, A. A.
    Sharma, A. K.
    Islam, N. E.
    MICRO & NANO LETTERS, 2009, 4 (01): : 16 - 21
  • [40] TCAD Analysis and Modelling of Gate-Stack Gate All Around Junctionless Silicon NWFET Based Bio-Sensor for Biomedical Application
    Yirak, Mekonnen Getnet
    Chaujar, Rishu
    PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON VLSI DEVICE, CIRCUIT AND SYSTEM (IEEE VLSI DCS 2020), 2020, : 60 - 65