共 50 条
- [22] Analysis and improvement of retention time of memorized state of metal-ferroelectric-insulator-semiconductor structure for ferroelectric gate FET memory JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2001, 40 (4B): : 2923 - 2927
- [25] Analysis and improvement of retention time of memorized state of metal-ferroelectric-insulator-semiconductor structure for ferroelectric gate FET memory Takahashi, M., 2001, Japan Society of Applied Physics (40):
- [28] Basic characteristics of metal-ferroelectric-insulator-semiconductor structure using a high-k PrOx insulator layer Noda, M., 1600, American Institute of Physics Inc. (93):
- [30] Performance Analysis of Metal-Ferroelectric-Insulator-Semiconductor Negative Capacitance FET for Various Channel Materials MICRO AND NANOELECTRONICS DEVICES, CIRCUITS AND SYSTEMS, 2023, 904 : 167 - 174