共 50 条
- [3] Guideline of optimum interfacial layers in metal-ferroelectric-insulator-semiconductor structure for gate stack and ferroelectric tunnel junction 2021 SILICON NANOELECTRONICS WORKSHOP (SNW), 2021, : 29 - 30
- [7] Modeling of temperature characteristics for metal-ferroelectric-insulator-semiconductor devices ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 1050 - 1053