Artificial neural network models for metal-ferroelectric-insulator-semiconductor ferroelectric tunnel junction memristor

被引:1
|
作者
Li, Tiancheng [1 ,2 ]
Li, Erping [1 ,2 ]
Duan, Huali [1 ,2 ]
Chu, Zhufei [3 ]
Wang, Jian [3 ]
Chen, Wenchao [1 ,2 ]
机构
[1] Zhejiang Univ, ZJU UIUC Inst, Haining 314400, Peoples R China
[2] Zhejiang Univ, Coll Informat Sci & Elect Engn, Key Lab Adv Micro Nano Elect Devices & Smart Syst, Hangzhou 310027, Peoples R China
[3] Ningbo Univ, Fac Elect Engn & Comp Sci, Ningbo 315211, Peoples R China
基金
中国国家自然科学基金;
关键词
Ferroelectric tunnel junction; (FTJ); Artificial neural network; (ANN); Metal-ferroelectric-insulator-semiconductor; (MFIS); GATE; OPTIMIZATION; TRANSISTORS; MECHANISMS; PREDICTION; DEVICES;
D O I
10.1016/j.mejo.2023.106083
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Metal-Ferroelectric-Insulator-Semiconductor (MFIS) structure ferroelectric tunnel junction (FTJ) memristor becomes one of the most promising candidates for next-generation memories. Two numerical simulation methods have been developed and analyzed previously to calculate the tunneling current in the MFIS-FTJ, one by using the Wentzel-Kramers-Brillouin (WKB) method with the band profile obtained from Poisson's equation, the other by self-consistently solving Poisson's equation and the drift-diffusion transport equations with a tunneling induced carrier generation rate. However, numerical methods can be computationally expensive, especially for device design with various parameters. In this work, an artificial neural network (ANN) model that can predict the device performance is proposed, the model can reduce computational cost while maintaining good accuracy. In addition, to further investigate the applicable conditions of the two simulation methods mentioned above, we also develop an ANN model to predict the relative differences between the two methods' results under different conditions, and the prediction results show good agreement with numerical results.
引用
收藏
页数:8
相关论文
共 50 条
  • [1] Theoretical Study of Carrier Transport in Metal-Ferroelectric-Insulator-Semiconductor Ferroelectric Tunnel Junction Memristor
    Duan, Huali
    Li, Erping
    Yang, Yanbin
    Chen, Wenchao
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (11) : 6057 - 6064
  • [2] A Compact Model of Metal-Ferroelectric-Insulator-Semiconductor Tunnel Junction
    Tung, Chien-Ting
    Pahwa, Girish
    Salahuddin, Sayeef
    Hu, Chenming
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (01) : 414 - 418
  • [3] Guideline of optimum interfacial layers in metal-ferroelectric-insulator-semiconductor structure for gate stack and ferroelectric tunnel junction
    Yu, Junsu
    Min, Kyung Kyu
    Kim, Yeonwoo
    Kwon, Daewoong
    Park, Byung-Gook
    2021 SILICON NANOELECTRONICS WORKSHOP (SNW), 2021, : 29 - 30
  • [4] Interlayer engineering for enhanced ferroelectric tunnel junction operations in HfO x -based metal-ferroelectric-insulator-semiconductor stack
    Min, Kyung Kyu
    Yu, Junsu
    Kim, Yeonwoo
    Lee, Jong-Ho
    Kwon, Daewoong
    Park, Byung-Gook
    NANOTECHNOLOGY, 2021, 32 (49)
  • [5] Impacts of Pulsing Schemes on the Endurance of Ferroelectric Metal-Ferroelectric-Insulator-Semiconductor Capacitors
    Wu, Cheng-Hung
    Ronchi, Nicolo
    Wang, Kuan-Chi
    Wang, Yu-Yun
    Mcmitchell, Sean
    Banerjee, Kaustuv
    van den Bosch, Geert
    van Houdt, Jan
    Wu, Tian-Li
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2022, 10 : 109 - 114
  • [6] Factors for the polarization lifetime in metal-ferroelectric-insulator-semiconductor capacitors
    Xiao, Y. G.
    Xiong, Y.
    Tang, M. H.
    Li, J. C.
    Gu, X. C.
    Cheng, C. P.
    Jiang, B.
    Tang, Z. H.
    Lv, X. S.
    Cai, H. Q.
    He, J.
    SOLID-STATE ELECTRONICS, 2012, 73 : 84 - 88
  • [7] Modeling of temperature characteristics for metal-ferroelectric-insulator-semiconductor devices
    Tang, J. X.
    Tang, M. H.
    Yang, F.
    Zhang, J. J.
    Zhou, Y. C.
    Zheng, X. J.
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 1050 - 1053
  • [8] Effect of leakage current through ferroelectric and insulator on retention characteristics of metal-ferroelectric-insulator-semiconductor structure
    Takahashi, Mitsue
    Kodama, Kazushi
    Nakaiso, Toshiyuki
    Noda, Minoru
    Okuyama, Masanori
    2001, Taylor and Francis Inc., 325 Chestnut St, Suite 800, Philadelphia PA, PA 19106, United States (40) : 1 - 5
  • [9] Ionizing radiation effect on metal-ferroelectric-insulator-semiconductor memory capacitors
    Yan, S. A.
    Li, G.
    Zhao, W.
    Guo, H. X.
    Xiong, Y.
    Tang, M. H.
    Li, Z.
    Xiao, Y. G.
    Zhang, W. L.
    Lei, Z. F.
    Zhou, Y. C.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2015, 30 (08)
  • [10] A metal-ferroelectric-insulator-semiconductor transistor perspective: Nanowire or planar architecture?
    Semwal, Sandeep
    Kranti, Abhinav
    JOURNAL OF MATERIALS RESEARCH, 2021, 36 (17) : 3484 - 3494