Acceleration of Electromagnetic Simulations on Reconfigurable FPGA Card

被引:0
|
作者
Topa, Tomasz [1 ]
Noga, Artur [1 ]
Stefanski, Tomasz P. [2 ]
机构
[1] Silesian Tech Univ, Dept Elect Elect Engn & Microelect, PL-44100 Gliwice, Poland
[2] Gdansk Univ Technol, Fac Elect Telecommun & Informat, PL-80233 Gdansk, Poland
来源
2023 30TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM, MIXDES | 2023年
关键词
Field programmable gate arrays; Hardware acceleration; Scientific computing; Electromagnetics;
D O I
10.23919/MIXDES58562.2023.10203273
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this contribution, the hardware acceleration of electromagnetic simulations on the reconfigurable field-programmable-gate-array (FPGA) card is presented. In the developed implementation of scientific computations, the matrix-assembly phase of the method of moments (MoM) is accelerated on the Xilinx Alveo U200 card. The computational method involves discretization of the frequency-domain mixed potential integral equation using the Rao-Wilton-Glisson basis functions and their extension to wire-to-surface junctions. Hardware resources in our FPGA card allow for synthesizing nine independent processing paths. The implementation is evaluated in a numerical test, which involves a simulation of radiation from a monopole antenna mounted on the roof of Dodge Shelby Charger car. Results show that the developed acceleration is 9.49x faster than a traditional (i.e., serial) central processing unit (CPU) MoM implementation, and about 1.66x faster than a parallel six-core CPU MoM implementation. However, in the considered numerical benchmark, the execution of the same computations on the hybrid CPU/FPGA platform reduces the power consumption 2.1x in comparison with the multicore implementation, hence, it allows for the reduction of environmental effects of scientific computing.
引用
收藏
页码:257 / 260
页数:4
相关论文
共 50 条
  • [31] Reconfigurable logic controller with FPGA
    Wegrzyn, M
    Adamski, MA
    Monteiro, JL
    ALGORITHMS AND ARCHITECTURES FOR REAL-TIME CONTROL 1997, 1997, : 239 - 244
  • [32] Computational acceleration methodologies: Advantages of reconfigurable acceleration subsystems
    Savaria, Y
    Bois, G
    Popovic, P
    Wayne, A
    HIGH-SPEED COMPUTING, DIGITAL SIGNAL PROCESSING, AND FILTERING USING RECONFIGURABLE LOGIC, 1996, 2914 : 195 - 205
  • [33] Integrating FPGA Acceleration in the DNAssim Framework for Faster DNA-Based Data Storage Simulations
    Marelli, Alessia
    Chiozzi, Thomas
    Battistini, Nicholas
    Zuolo, Lorenzo
    Micheloni, Rino
    Zambelli, Cristian
    ELECTRONICS, 2023, 12 (12)
  • [34] GPU Acceleration of Finite Difference Schemes Used in Coupled Electromagnetic/Thermal Field Simulations
    Richter, Christian
    Schoeps, Sebastian
    Clemens, Markus
    IEEE TRANSACTIONS ON MAGNETICS, 2013, 49 (05) : 1649 - 1652
  • [35] FPGA Mezzanine Card DSP Module
    Janicki, Tomasz
    Cieszewski, Radoslaw
    Kasprowicz, Grzegorz
    Pozniak, Krzysztof T.
    PHOTONICS APPLICATIONS IN ASTRONOMY, COMMUNICATIONS, INDUSTRY, AND HIGH-ENERGY PHYSICS EXPERIMENTS 2011, 2011, 8008
  • [36] Acceleration of Backtracking Algorithm with FPGA
    Kasik, Vladimir
    2010 INTERNATIONAL CONFERENCE ON APPLIED ELECTRONICS, 2010, : 149 - 152
  • [37] Integrating FPGA acceleration into HMMer
    Oliver, Tim
    Yeow, Leow Yuan
    Schmidt, Bertil
    PARALLEL COMPUTING, 2008, 34 (11) : 681 - 691
  • [38] HyperLogLog Sketch Acceleration on FPGA
    Kulkarni, Amit
    Chiosa, Monica
    Preuber, Thomas B.
    Kara, Kaan
    Sidler, David
    Alonso, Gustavo
    2020 30TH INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2020, : 47 - 56
  • [39] FPGA Acceleration of SAT Preprocessor
    Suzuki, Masayuki
    Maruyama, Tsutomu
    PARALLEL COMPUTING: ON THE ROAD TO EXASCALE, 2016, 27 : 515 - 524
  • [40] ELECTROMAGNETIC ACCELERATION OF NEUTRONS
    CASELLA, RC
    WERNER, SA
    PHYSICAL REVIEW LETTERS, 1992, 69 (11) : 1625 - 1628