Satisfiability Attack-Resilient Camouflaged Multiple Multivariable Logic-in-Memory Exploiting 3D NAND Flash Array

被引:1
|
作者
Swaroop, Bhogi Satya [1 ]
Saxena, Ayush [1 ]
Sahay, Shubham [1 ]
机构
[1] Indian Inst Technol Kanpur, Dept Elect Engn, Kanpur 208016, India
关键词
3D NAND flash; logic-in-memory; reverse engineering; IC camouflaging; SAT attack;
D O I
10.1109/TCSI.2023.3326332
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Logic-in-memory implementations have attracted significant attention recently for energy efficient in-situ processing of big data in this era of IoT. However, the emerging memory technologies such as RRAMs, PCMs, STT-MRAMs, etc. are still immature and exhibit significant spatial and temporal variations limiting the yield and the size of crossbar arrays available for implementing logic functions. Considering the technological maturity, ultra-high density and ultra-low cost of 3D NAND flash memory, in this work, we have proposed a novel methodology to exploit 3D NAND flash memory for realizing any logic function in sum-of-product form (SOP) with <= 177 literals/inputs and <= 2(14) minterms parallelly. Moreover, all the logic functions realized using the proposed technique appear same at the layout level rendering the logic-in-memory implementation utilizing the 3D NAND flash memory an innate camouflaging property and an inherent immunity against security vulnerabilities in the semiconductor supply chain. We have also evaluated the resiliency of the proposed technique against reverse engineering attacks such as SAT attacks, ATPG attacks and brute force attacks on ISCAS'85 and ISCAS'89 benchmark circuits. Our results indicate that the proposed logic-in-memory implementation facilitates complete obfuscation of the logic function without introducing any area overhead and exhibits a strong resiliency against reverse engineering.
引用
收藏
页码:660 / 669
页数:10
相关论文
共 50 条
  • [1] Modeling and Optimization of Array Leakage in 3D NAND Flash Memory
    Song, Yu-jie
    Xia, Zhi-liang
    Hua, Wen-yu
    Liu, Fan-dong
    Huo, Zong-liang
    PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS, TECHNOLOGIES AND APPLICATIONS (ICTA 2018), 2018, : 120 - 121
  • [2] Exploiting Asymmetric Errors for LDPC Decoding Optimization on 3D NAND Flash Memory
    Li, Qiao
    Shi, Liang
    Cui, Yufei
    Xue, Chun Jason
    IEEE TRANSACTIONS ON COMPUTERS, 2020, 69 (04) : 475 - 488
  • [3] PMOS junction optimization for 3D NAND FLASH memory with CMOS under array
    Liao, Jeng-Hwa
    Ko, Zong-Jie
    Lin, Hsing-Ju
    Hsieh, Jung -Yu
    Yang, Ling-Wu
    Yang, Tahone
    Chen, Kuang-Chao
    Lu, Chih-Yuan
    SOLID-STATE ELECTRONICS, 2023, 202
  • [4] Vertical-Channel STacked ARray (VCSTAR) for 3D NAND flash memory
    Park, Se Hwan
    Kim, Yoon
    Kim, Wandong
    Seo, Joo Yun
    Park, Byung-Gook
    SOLID-STATE ELECTRONICS, 2012, 78 : 34 - 38
  • [5] Vertical 3D NAND Flash Memory Technology
    Nitayama, Akihiro
    Aochi, Hideaki
    ULSI PROCESS INTEGRATION 7, 2011, 41 (07): : 15 - 25
  • [6] Error Generation for 3D NAND Flash Memory
    Liu, Weihua
    Wu, Fei
    Meng, Songmiao
    Chen, Xiang
    Xie, Changsheng
    PROCEEDINGS OF THE 2022 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2022), 2022, : 56 - 59
  • [7] Aspect ratio-dependent leaning of a block array in 3D NAND flash memory
    Kim, Beomsu
    Yoon, Dong-Gwan
    Sim, Jae-Min
    Song, Yun-Heub
    MICROELECTRONICS RELIABILITY, 2024, 158
  • [8] 3-Dimensional Terraced NAND (3D TNAND) Flash Memory-Stacked Version of Folded NAND Array
    Kim, Yoon
    Cho, Seongjae
    Lee, Gil Sung
    Park, Il Han
    Lee, Jong Duk
    Shin, Hyungcheol
    Park, Byung-Gook
    IEICE TRANSACTIONS ON ELECTRONICS, 2009, E92C (05): : 653 - 658
  • [9] A Review of Program disturb of 3D NAND Flash Memory
    Lou, Bojie
    Liu, Qihao
    Zeng, Zhaogui
    Zhou, Yongwang
    Zhong, Ji
    2023 24TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2023,
  • [10] Optimization of Performance and Reliability in 3D NAND Flash Memory
    Ouyang, Yingjie
    Xia, Zhiliang
    Yang, Tao
    Shi, Dandan
    Zhou, Wenxi
    Huo, Zongliang
    IEEE ELECTRON DEVICE LETTERS, 2020, 41 (06) : 840 - 843