SQL2FPGA: Automatic Acceleration of SQL Query Processing on Modern CPU-FPGA Platforms

被引:1
|
作者
Lu, Alec [1 ]
Fang, Zhenman [1 ]
机构
[1] Simon Fraser Univ, Sch Engn Sci, Burnaby, BC, Canada
基金
加拿大自然科学与工程研究理事会;
关键词
D O I
10.1109/FCCM57271.2023.00028
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Today's big data query engines are constantly under pressure to keep up with the rapidly increasing demand for faster processing of more complex workloads. In the past few years, FPGA-based database acceleration efforts have demonstrated promising performance improvement with good energy efficiency. However, few studies target the programming and design automation support to leverage the FPGA accelerator benefits in query processing. Most of them rely on the SQL query plan generated by CPU query engines and manually map the query plan onto the FPGA accelerators, which is tedious and error-prone. Moreover, such CPU-oriented query plans do not consider the utilization of FPGA accelerators and could lose more optimization opportunities. In this paper, we present SQL2FPGA, an FPGA accelerator-aware compiler to automatically map SQL queries onto the heterogeneous CPU-FPGA platforms. Our SQL2FPGA front-end takes an optimized logical plan of a SQL query from a database query engine and transforms it into a unified operator-level intermediate representation. To generate an optimized FPG-Aaware physical plan, SQL2FPGA implements a set of compiler optimization passes to 1) improve operator acceleration coverage by the FPGA, 2) eliminate redundant computation during physical execution, and 3) minimize data transfer overhead between operators on the CPU and FPGA. Finally, SQL2FPGA generates the associated query acceleration code for heterogeneous CPU-FPGA system deployment. Compared to the widely used Apache Spark SQL framework running on the CPU, SQL2FPGA-using two AMD/Xilinx HBM-based Alveo U280 FPGA boards-achieves an average performance speedup of 10.1x and 13.9x across all 22 TPC-H benchmark queries in a scale factor of 1GB (SF1) and 30GB (SF30), respectively.
引用
收藏
页码:184 / 194
页数:11
相关论文
共 45 条
  • [31] Acceleration of SQL Restrictions and Aggregations through FPGA-based Dynamic Partial Reconfiguration
    Dennl, Christopher
    Ziener, Daniel
    Teich, Juergen
    2013 IEEE 21ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2013, : 25 - 28
  • [32] Energy and Computing Assessment of Video Processing Kernels on CPU and FPGA platforms
    Mangrich, Fillipi
    Foes, Joao Gabriel Firta
    Correa, Guilherme
    Seidel, Ismael
    Grellert, Mateus
    2023 36TH SBC/SBMICRO/IEEE/ACM SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI, 2023, : 89 - 94
  • [33] HeteroKV: A Scalable Line-rate Key-Value Store on Heterogeneous CPU-FPGA Platforms
    Yang, Haichang
    Li, Zhaoshi
    Wang, Jiawei
    Yin, Shouyi
    Wei, Shaojun
    Liu, Leibo
    PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 834 - 837
  • [34] READY: A Fine-Grained Multithreading Overlay Framework for Modern CPU-FPGA Dataflow Applications
    Da Silva, Lucas Braganca
    Ferreira, Ricardo
    Canesche, Michael
    Menezes, Marcelo M.
    Vieira, Maria D.
    Penha, Jeronimo
    Jamieson, Peter
    Nacif, Jose Augusto M.
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2019, 18 (05)
  • [35] Cooperative Software-hardware Acceleration of K-means on a Tightly Coupled CPU-FPGA System
    Abdelrahman, Tarek S.
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2020, 17 (03)
  • [36] STPAcc: Structural TI-Based Pruning for Accelerating Distance-Related Algorithms on CPU-FPGA Platforms
    Wang, Yuke
    Feng, Boyuan
    Li, Gushu
    Deng, Lei
    Xie, Yuan
    Ding, Yufei
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (05) : 1358 - 1370
  • [37] Real-Time Image Processing Based on Service Function Chaining Using CPU-FPGA Architecture
    Ukon, Yuta
    Yamazaki, Koji
    Nitta, Koyo
    IEICE TRANSACTIONS ON COMMUNICATIONS, 2020, E103B (01) : 11 - 19
  • [38] Exploring the Dynamics of Large-Scale Gene Regulatory Networks using Hardware Acceleration on a Heterogeneous CPU-FPGA Platform
    da Silva, Lucas B.
    Almeida, Danilo
    Nacif, Jose Augusto M.
    Sanchez-Osorio, Ismael
    Hernandez-Martinez, Carlos A.
    Ferreira, Ricardo
    2017 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2017,
  • [39] On-the-fly Composition of FPGA-Based SQL Query Accelerators Using A Partially Reconfigurable Module Library
    Dennl, Christopher
    Ziener, Daniel
    Teich, Juergen
    2012 IEEE 20TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2012, : 45 - 52
  • [40] Comparative Analysis of Processing Latency and CPU Efficiency in FPGA-Based FEC Acceleration
    Tuerxun, Aerman
    Nakao, Akihiro
    2024 IEEE 10TH INTERNATIONAL CONFERENCE ON NETWORK SOFTWARIZATION, NETSOFT 2024, 2024, : 268 - 276