SQL2FPGA: Automatic Acceleration of SQL Query Processing on Modern CPU-FPGA Platforms

被引:1
|
作者
Lu, Alec [1 ]
Fang, Zhenman [1 ]
机构
[1] Simon Fraser Univ, Sch Engn Sci, Burnaby, BC, Canada
基金
加拿大自然科学与工程研究理事会;
关键词
D O I
10.1109/FCCM57271.2023.00028
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Today's big data query engines are constantly under pressure to keep up with the rapidly increasing demand for faster processing of more complex workloads. In the past few years, FPGA-based database acceleration efforts have demonstrated promising performance improvement with good energy efficiency. However, few studies target the programming and design automation support to leverage the FPGA accelerator benefits in query processing. Most of them rely on the SQL query plan generated by CPU query engines and manually map the query plan onto the FPGA accelerators, which is tedious and error-prone. Moreover, such CPU-oriented query plans do not consider the utilization of FPGA accelerators and could lose more optimization opportunities. In this paper, we present SQL2FPGA, an FPGA accelerator-aware compiler to automatically map SQL queries onto the heterogeneous CPU-FPGA platforms. Our SQL2FPGA front-end takes an optimized logical plan of a SQL query from a database query engine and transforms it into a unified operator-level intermediate representation. To generate an optimized FPG-Aaware physical plan, SQL2FPGA implements a set of compiler optimization passes to 1) improve operator acceleration coverage by the FPGA, 2) eliminate redundant computation during physical execution, and 3) minimize data transfer overhead between operators on the CPU and FPGA. Finally, SQL2FPGA generates the associated query acceleration code for heterogeneous CPU-FPGA system deployment. Compared to the widely used Apache Spark SQL framework running on the CPU, SQL2FPGA-using two AMD/Xilinx HBM-based Alveo U280 FPGA boards-achieves an average performance speedup of 10.1x and 13.9x across all 22 TPC-H benchmark queries in a scale factor of 1GB (SF1) and 30GB (SF30), respectively.
引用
收藏
页码:184 / 194
页数:11
相关论文
共 45 条
  • [21] Multimodal Neural Network Acceleration on a Hybrid CPU-FPGA Architecture: A Case Study
    Ajili, Mehdi Trabelsi
    Hara-Azumi, Yuko
    IEEE ACCESS, 2022, 10 : 9603 - 9617
  • [22] Automatic data placement for CPU-FPGA heterogeneous multiprocessor System-on-Chips
    Li, Shiqing
    Wei, Yixun
    Ju, Lei
    2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2019, : 1379 - 1384
  • [23] Simplifying HW/SW Integration to Deploy Multiple Accelerators for CPU-FPGA Heterogeneous Platforms
    Braganca, Lucas
    Alves, Fredy
    Penha, Jeronimo Costa
    Coimbra, Gabriel
    Ferreira, Ricardo
    Nacif, Jose Augusto M.
    2018 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION (SAMOS XVIII), 2018, : 97 - 104
  • [24] An OpenCL-based Acceleration for Canny Algorithm Using a Heterogeneous CPU-FPGA Platform
    Rahamneh, Samah
    Sawalha, Lina
    2019 27TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2019, : 322 - 322
  • [25] Frequency Domain Acceleration of Convolutional Neural Networks on CPU-FPGA Shared Memory System
    Zhang, Chi
    Prasanna, Viktor
    FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, 2017, : 35 - 44
  • [26] A Co-Design Approach for Accelerated SQL Query Processing via FPGA-based Data Filtering
    Becher, Andreas
    Ziener, Daniel
    Meyer-Wegener, Klaus
    Teich, Juergen
    2015 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY (FPT), 2015, : 192 - 195
  • [27] LAMA: Link-Aware Hybrid Management for Memory Accesses in Emerging CPU-FPGA Platforms
    Feng, Liang
    Zhao, Jieru
    Liang, Tingyuan
    Sinha, Sharad
    Zhang, Wei
    PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,
  • [28] HybriDC: A Resource-Efficient CPU-FPGA Heterogeneous Acceleration System for Lossless Data Compression
    Liu, Puguang
    Wei, Ziling
    Yu, Chuan
    Chen, Shuhui
    MICROMACHINES, 2022, 13 (11)
  • [29] NEURAGHE: Exploiting CPU-FPGA Synergies for Efficient and Flexible CNN Inference Acceleration on Zynq SoCs
    Meloni, Paolo
    Capotondi, Alessandro
    Deriu, Gianfranco
    Brian, Michele
    Conti, Francesco
    Rossi, Davide
    Raffo, Luigi
    Benini, Luca
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2018, 11 (03)
  • [30] Balancing Graph Processing Workloads Using Work Stealing on Heterogeneous CPU-FPGA Systems
    Agostini, Matthew
    O'Brien, Francis
    Abdelrahman, Tarek
    PROCEEDINGS OF THE 49TH INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, ICPP 2020, 2020,