High-Throughput Design for a Multi-Size DCT-II Targeting the AV1 Encoder

被引:0
|
作者
Goebel, Jones
Agostini, Luciano
Zatt, Bruno
Porto, Marcelo
机构
关键词
AV1; Transform; multi-size; DCT-II; hardware design; ARCHITECTURES;
D O I
10.1109/ISCAS46773.2023.10181828
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper presents a dedicated multi-size hardware design for the Discrete Cosine Transform type II (DCT-II) of AV1 encoder. The DCT-II is one of four transform kernels supported by AV1; however, DCT-II is used in all configurations defined by AV1. Moreover, the 1D DCT-II can be applied for five different sizes ranging from 4-point up to 64-point. The 1D multi-size DCT-II was designed to process multiple transform sizes in parallel, always processing 64 samples in parallel for any size. The presented solution can process UHD 8K videos at 60 frames per second when running at 46.6 MHz, with a power dissipation of 44.48 mW and an area of 261.28 Kgates. To the best of authors' knowledge, this is the first work in the literature presenting a hardware design for the AV1 DCT-II transform.
引用
收藏
页数:5
相关论文
共 17 条
  • [1] Multi-Size Inverse DCT-II Hardware Design for the VVC Decoder
    Garcia, Bruna
    Silveira, Bianca
    Diniz, Claudio
    Palomino, Daniel
    Correa, Guilherme
    [J]. 2023 IEEE 14TH LATIN AMERICA SYMPOSIUM ON CIRCUITS AND SYSTEMS, LASCAS, 2023, : 68 - 71
  • [2] High-Throughput and Low-Power Architectures for the AV1 Arithmetic Encoder
    Bitencourt, Tulio Pereira
    Livi Ramos, Fabio Luis
    Bampi, Sergio
    [J]. 34TH SBC/SBMICRO/IEEE/ACM SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2021), 2021,
  • [3] A High-Throughput Hardware Design for the AV1 Decoder Intraprediction
    Goebel, Jones William
    Agostini, Luciano Volcan
    Zatt, Bruno
    Porto, Marcelo Schiavon
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 31 (04) : 498 - 511
  • [4] High-Throughput and Multiplierless Hardware Design for the AV1 Fractional Motion Estimation
    Domanski, Robson
    Kolodziejski, William
    Penny, Wagner
    Porto, Marcelo
    Zatt, Bruno
    Agostini, Luciano
    [J]. 2023 IEEE 14TH LATIN AMERICA SYMPOSIUM ON CIRCUITS AND SYSTEMS, LASCAS, 2023, : 72 - 75
  • [5] High-Throughput Multifilter VLSI Design for the AV1 Fractional Motion Estimation
    Freitas, Daiane
    Nagai, Bruna
    Grellert, Mateus
    Diniz, Claudio M.
    Correa, Guilherme
    [J]. 2022 35TH SBC/SBMICRO/IEEE/ACM SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2022), 2022,
  • [6] High-Throughput and Multiplierless Hardware Design for the AV1 Local Warped MC Interpolation
    Domanski, Robson
    Kolodziejski, William
    Penny, Wagner
    Porto, Marcelo
    Zatt, Bruno
    Agostini, Luciano
    [J]. 2023 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, ICIP, 2023, : 2680 - 2684
  • [7] High-Throughput Multifilter Interpolation Architecture for AV1 Motion Compensation
    Domanski, Robson
    Goebel, Jones
    Penny, Wagner
    Porto, Marcelo
    Palomino, Daniel
    Zatt, Bruno
    Agostini, Luciano
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (05) : 883 - 887
  • [8] A High Throughput Hardware Architecture Targeting the AV1 Paeth Intra Predictor
    Correa, Marcel
    Waskow, Bianca
    Goebel, Jones
    Palomino, Daniel
    Correa, Guilherme
    Agostini, Luciano
    [J]. 2019 IEEE 10TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2019, : 93 - 96
  • [9] Low-Power High-Throughput Architecture for AV1 Arithmetic Decoder
    Gomes, Jiovana Sousa
    Bampi, Sergio
    Bitencourt, Tulio Pereira
    Livi Ramos, Fabio Luis
    [J]. IEEE DESIGN & TEST, 2022, 39 (06) : 119 - 127
  • [10] High-Throughput CDEF Architecture for the AV1 Decoder Targeting 4K@60fps Videos
    Zummach, Eduardo
    Palau, Roberta
    Goebel, Jones
    Agostini, Luciano
    Porto, Marcelo
    [J]. 2020 IEEE 11TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2020,