High-Throughput and Multiplierless Hardware Design for the AV1 Fractional Motion Estimation

被引：0

作者：

Domanski, Robson ^{[1
]}

Kolodziejski, William ^{[1
]}

Penny, Wagner ^{[1
]}

Porto, Marcelo ^{[1
]}

Zatt, Bruno ^{[1
]}

Agostini, Luciano ^{[1
]}

机构：

[1] Fed Univ Pelotas UFPel, GACI, ViTech, Pelotas, RS, Brazil

来源：

2023 IEEE 14TH LATIN AMERICA SYMPOSIUM ON CIRCUITS AND SYSTEMS, LASCAS | 2023年

关键词：

AV1; Fractional Motion Estimation; Hardware Design; Video Coding;

D O I：

10.1109/LASCAS56464.2023.10108378

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

AV1 video encoder is one of the newest codecs in the market and it was developed by the Alliance for Open Media team. This work is presented a high throughput hardware design for the AV1 Fractional Motion Estimation (FME). This designed architecture was synthesized for TSMC 40 nm standard cell technology and can process 4K UHD videos at 30 fps with a power dissipation of 246.9 mW and with an area of 389.6 Kgates. So far, the authors have not found any other published work regarding dedicated hardware designs for the complete AV1 FME.

引用

页码：72 / 75

页数：4

共 50 条

[1] High-Throughput Multifilter VLSI Design for the AV1 Fractional Motion Estimation
Freitas, Daiane
Nagai, Bruna
Grellert, Mateus
Diniz, Claudio M.
Correa, Guilherme
2022 35TH SBC/SBMICRO/IEEE/ACM SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2022), 2022,
[2] High-Throughput and Multiplierless Hardware Design for the AV1 Local Warped MC Interpolation
Domanski, Robson
Kolodziejski, William
Penny, Wagner
Porto, Marcelo
Zatt, Bruno
Agostini, Luciano
2023 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, ICIP, 2023, : 2680 - 2684
[3] A High-Throughput Hardware Design for the AV1 Decoder Intraprediction
Goebel, Jones William
Agostini, Luciano Volcan
Zatt, Bruno
Porto, Marcelo Schiavon
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 31 (04) : 498 - 511
[4] High-Throughput Multifilter Interpolation Architecture for AV1 Motion Compensation
Domanski, Robson
Goebel, Jones
Penny, Wagner
Porto, Marcelo
Palomino, Daniel
Zatt, Bruno
Agostini, Luciano
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (05) : 883 - 887
[5] High Throughput Hardware Design for AV1 Paeth and Smooth Intra Modes
Correa, Marcel
Waskow, Bianca
Zatt, Bruno
Palomino, Daniel
Correa, Guilherme
Agostini, Luciano
2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
[6] Memory-Aware and High-Throughput Hardware Design for the HEVC Fractional Motion Estimation
Afonso, Vladimir
Maich, Henrique
Audibert, Luan
Zatt, Bruno
Porto, Marcelo
Agostini, Luciano
2015 28TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI), 2015,
[7] High-Throughput Sharp Interpolation Filter Hardware Architecture for the AV1 Video Codec
Freitas, Daiane
Diniz, Claudio M.
Grellert, Mateus
Correa, Guilherme
34TH SBC/SBMICRO/IEEE/ACM SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2021), 2021,
[8] A High-Throughput Hardware Architecture for AV1 Non-Directional Intra Modes
Correa, Marcel Moscarelli
Waskow, Bianca Hermann
Goebel, Jones William
Palomino, Daniel Munari
Correa, Guilherme Ribeiro
Agostini, Luciano Volcan
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (05) : 1481 - 1494
[9] A High Throughput Hardware Architecture Targeting the AV1 Paeth Intra Predictor
Correa, Marcel
Waskow, Bianca
Goebel, Jones
Palomino, Daniel
Correa, Guilherme
Agostini, Luciano
2019 IEEE 10TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2019, : 93 - 96
[10] High Throughput Hardware Design for the HEVC Fractional Motion Estimation Interpolation Unit
Maich, Henrique
Afonso, Vladimir
Franco, Denis
Zatt, Bruno
Porto, Marcelo
Agostini, Luciano
2013 IEEE 20TH INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2013, : 161 - 164

← 1 2 3 4 5 →