High Throughput Hardware Design for the HEVC Fractional Motion Estimation Interpolation Unit

被引：0

作者：

Maich, Henrique ^{[1
]}

Afonso, Vladimir ^{[1
]}

Franco, Denis ^{[1
]}

Zatt, Bruno ^{[1
]}

Porto, Marcelo ^{[1
]}

Agostini, Luciano ^{[1
]}

机构：

[1] Univ Fed Pelotas, UFPel, Grp Architectures & Integrated Circuits, Pelotas, Brazil

来源：

2013 IEEE 20TH INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS) | 2013年

关键词：

HEVC; FME; Hardware Design; Video Coding; STANDARD;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a hardware design for the Fractional Motion Estimation (FME) Interpolation Unit compatible with the High Efficiency Video Coding (HEVC) standard. The proposed architecture was designed to consider fixed 16x16 Prediction Unit (PU) size in order to drastically reduce the computational effort. This decision was made taking into account several evaluations, using the HEVC Reference Software, to find out the number of occurrences of each PU size and their coding efficiency impact. The designed architecture was described in VHDL and synthesized to an Altera Stratix III FPGA. The results show that the designed architecture is able to process QFHD videos at 60 frames per second with a 353.8 MHz clock frequency.

引用

页码：161 / 164

页数：4

共 50 条

[1] Memory-Aware and High-Throughput Hardware Design for the HEVC Fractional Motion Estimation
Afonso, Vladimir
Maich, Henrique
Audibert, Luan
Zatt, Bruno
Porto, Marcelo
Agostini, Luciano
2015 28TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI), 2015,
[2] Simplified HEVC FME Interpolation Unit Targeting a Low Cost and High Throughput Hardware Design
Afonso, Vladimir
Maich, Henrique
Agostini, Luciano
Franco, Denis
2013 DATA COMPRESSION CONFERENCE (DCC), 2013, : 473 - 473
[3] High-Throughput Hardware Implementation for Motion Estimation in HEVC Encoder
Medhat, Ahmed
Shalaby, Ahmed
Sayed, Mohammed S.
2015 IEEE 58TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2015,
[4] Approximate Interpolation Filters for the Fractional Motion Estimation in HEVC Encoders and their VLSI Design
da Silva, Rafael
Siqueira, Icaro
Grellert, Mateus
2019 32ND SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2019), 2019,
[5] An Efficient HEVC Fractional Interpolation Hardware
Mahdavi, Hossein
Hamzaoglu, Ilker
2021 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2021,
[6] High-Throughput and Multiplierless Hardware Design for the AV1 Fractional Motion Estimation
Domanski, Robson
Kolodziejski, William
Penny, Wagner
Porto, Marcelo
Zatt, Bruno
Agostini, Luciano
2023 IEEE 14TH LATIN AMERICA SYMPOSIUM ON CIRCUITS AND SYSTEMS, LASCAS, 2023, : 72 - 75
[7] Low-Power and Memory-Aware Approximate Hardware Architecture for Fractional Motion Estimation Interpolation on HEVC
Penny, Wagner
Correa, Guilherme
Agostini, Luciano
Palomino, Daniel
Porto, Marcelo
Nazar, Gabriel
Zatt, Bruno
2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
[8] High-Throughput Hardware Design for 3D-HEVC Disparity Estimation
Perleberg, Murilo
Susin, Altamiro
Afonso, Vladimir
Agostini, Luciano
Zatt, Bruno
Porto, Marcelo
Conceicao, Ruhan
IEEE DESIGN & TEST, 2020, 37 (03) : 22 - 29
[9] A High-Throughput interpolator for Fractional Motion Estimation in High Efficient Video Coding (HEVC) systems
Lung, Chun-Yu
Shen, Chung-An
2014 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2014, : 268 - 271
[10] A High Parallel HEVC Fractional Motion Estimation Architecture
Leon, Jorge Soto
Cardenas, Carlos Silva
Castillo, Ernesto Villegas
PROCEEDINGS OF THE 2016 IEEE ANDESCON, 2016,

← 1 2 3 4 5 →