Quark: An Integer RISC-V Vector Processor for Sub-Byte Quantized DNN Inference

被引:3
|
作者
AskariHemmat, MohammadHossein [1 ]
Dupuis, Theo [1 ]
Fournier, Yoan [1 ]
El Zarif, Nizar [1 ]
Cavalcante, Matheus [2 ]
Perotti, Matteo [2 ]
Gurkaynak, Frank [2 ]
Benini, Luca [2 ]
Leduc-Primeau, Francois [1 ]
Savaria, Yvon [1 ]
David, Jean-Pierre [1 ]
机构
[1] Ecole Polytech Montreal, Dept Elect Engn, Montreal, PQ, Canada
[2] Swiss Fed Inst Technol, Integrated Syst Lab, Zurich, Switzerland
关键词
RISC-V; Vector ISA; Quantization; Machine Learning; Efficiency; ENERGY;
D O I
10.1109/ISCAS46773.2023.10181985
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In this paper, we present Quark, an integer RISC-V vector processor specifically tailored for sub-byte DNN inference. Quark is implemented in GlobalFoundries' 22FDX FD-SOI technology. It is designed on top of Ara, an open-source 64-bit RISC-V vector processor. To accommodate sub-byte DNN inference, Quark extends Ara by adding specialized vector instructions to perform sub-byte quantized operations. We also remove the floating-point unit from Quarks' lanes and use the CVA6 RISC-V scalar core for the re-scaling operations that are required in quantized neural network inference. This makes each lane of Quark 2 times smaller and 1.9 times more power efficient compared to the ones of Ara. In this paper we show that Quark can run quantized models at sub-byte precision. Notably we show that for 1-bit and 2-bit quantized models, Quark can accelerate computation of Conv2d over various ranges of inputs and kernel sizes.
引用
收藏
页数:5
相关论文
共 42 条
  • [31] DARKSIDE: 2.6GFLOPS, 8.7mW Heterogeneous RISC-V Cluster for Extreme-Edge On-Chip DNN Inference and Training
    Garofalo, Angelo
    Perotti, Matteo
    Valente, Luca
    Tortorella, Yvan
    Nadalini, Alessandro
    Benini, Luca
    Rossi, Davide
    Conti, Francesco
    ESSCIRC 2022- IEEE 48TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC), 2022, : 273 - 276
  • [32] PULP-NN: A Computing Library for Quantized Neural Network inference at the edge on RISC-V Based Parallel Ultra Low Power Clusters
    Garofalo, Angelo
    Rusci, Manuele
    Conti, Francesco
    Rossi, Davide
    Benini, Luca
    2019 26TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2019, : 33 - 36
  • [33] A 45nm 1.3GHz 16.7 Double-Precision GFLOPS/W RISC-V Processor with Vector Accelerators
    Lee, Yunsup
    Waterman, Andrew
    Avizienis, Rimas
    Cook, Henry
    Sun, Chen
    Stojanovic, Vladimir
    Asanovic, Krste
    PROCEEDINGS OF THE 40TH EUROPEAN SOLID-STATE CIRCUIT CONFERENCE (ESSCIRC 2014), 2014, : 199 - 202
  • [34] A RISC-V Vector Processor With Simultaneous-Switching Switched-Capacitor DC-DC Converters in 28 nm FDSOI
    Zimmer, Brian
    Lee, Yunsup
    Puggelli, Alberto
    Kwak, Jaehwa
    Jevtic, Ruzica
    Keller, Ben
    Bailey, Steven
    Blagojevic, Milovan
    Chiu, Pi-Feng
    Hanh-Phuc Le
    Chen, Po-Hung
    Sutardja, Nicholas
    Avizienis, Rimas
    Waterman, Andrew
    Richards, Brian
    Flatresse, Philippe
    Alon, Elad
    Asanovic, Krste
    Nikolic, Borivoje
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (04) : 930 - 942
  • [35] Sargantana: A 1 GHz+ In-Order RISC-V Processor with SIMD Vector Extensions in 22nm FD-SOI
    Soria-Pardos, Victor
    Doblas, Max
    Lopez-Paradis, Guillem
    Candon, Gerard
    Rodas, Narcis
    Carril, Xavier
    Fontova-Muste, Pau
    Leyva, Neiel
    Marco-Sola, Santiago
    Moreto, Miquel
    2022 25TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2022, : 254 - 261
  • [36] A RISC-V Vector Processor with Tightly-Integrated Switched-Capacitor DC-DC Converters in 28nm FDSOI
    Zimmer, Brian
    Lee, Yunsup
    Puggelli, Alberto
    Kwak, Jaehwa
    Jevtic, Ruzica
    Keller, Ben
    Bailey, Stevo
    Blagojevic, Milovan
    Chiu, Pi-Feng
    Le, Hanh-Phuc
    Chen, Po-Hung
    Sutardja, Nicholas
    Avizienis, Rimas
    Waterman, Andrew
    Richards, Brian
    Flatresse, Philippe
    Alon, Elad
    Asanovic, Krste
    Nikolic, Borivoje
    2015 SYMPOSIUM ON VLSI CIRCUITS (VLSI CIRCUITS), 2015,
  • [37] Raven: A 28nm RISC-V Vector Processor with Integrated Switched-Capacitor DC-DC Converters and Adaptive Clocking
    Lee, Yunsup
    Zimmer, Brian
    Waterman, Andrew
    Puggelli, Alberto
    Kwak, Jaehwa
    Jevtic, Ruzica
    Keller, Ben
    Bailey, Stevo
    Blagojevic, Milovan
    Chiu, Pi-Feng
    Cook, Henry
    Avizienis, Rimas
    Richards, Brian
    Alon, Elad
    Nikolic, Borivoje
    Asanovic, Krste
    2015 IEEE HOT CHIPS 27 SYMPOSIUM (HCS), 2016,
  • [38] A Dual-Core RISC-V Vector Processor With On-Chip Fine-Grain Power Management in 28-nm FD-SOI
    Wright, John Charles
    Schmidt, Colin
    Ben Keller
    Dabbelt, Daniel Palmer
    Kwak, Jaehwa
    Iyer, Vighnesh
    Mehta, Nandish
    Chiu, Pi-Feng
    Bailey, Stevo
    Asanovic, Krste
    Nikolic, Borivoje
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (12) : 2721 - 2725
  • [39] Ara: A 1-GHz+ Scalable and Energy-Efficient RISC-V Vector Processor With Multiprecision Floating-Point Support in 22-nm FD-SOI
    Cavalcante, Matheus
    Schuiki, Fabian
    Zaruba, Florian
    Schaffner, Michael
    Benini, Luca
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (02) : 530 - 543
  • [40] Xuantie-910: A Commercial Multi-Core 12-Stage Pipeline Out-of-Order 64-bit High Performance RISC-V Processor with Vector Extension
    Chen, Chen
    Xiang, Xiaoyan
    Liu, Chang
    Shang, Yunhai
    Guo, Ren
    Liu, Dongqi
    Lu, Yimin
    Hao, Ziyi
    Luo, Jiahui
    Chen, Zhijian
    Li, Chunqiang
    Pu, Yu
    Meng, Jianyi
    Yan, Xiaolang
    Xie, Yuan
    Qi, Xiaoning
    2020 ACM/IEEE 47TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2020), 2020, : 52 - 64