FPGA based hardware platform for trapped-ion-based multi-level quantum systems

被引:2
|
作者
Zhu, Ming-Dong [1 ,2 ,3 ,4 ]
Yan, Lin [1 ,2 ,3 ,4 ]
Qin, Xi [1 ,2 ,3 ,4 ]
Zhang, Wen-Zhe [1 ,2 ,3 ,4 ]
Lin, Yiheng [1 ,2 ,3 ,4 ]
Du, Jiangfeng [1 ,2 ,3 ,4 ]
机构
[1] Univ Sci & Technol China, CAS Key Lab Microscale Magnet Resonance, Hefei 230026, Peoples R China
[2] Univ Sci & Technol China, Sch Phys Sci, Hefei 230026, Peoples R China
[3] Univ Sci & Technol China, CAS Ctr Excellence Quantum Informat & Quantum Phys, Hefei 230026, Peoples R China
[4] Univ Sci & Technol China, Hefei Natl Lab, Hefei 230088, Peoples R China
基金
中国国家自然科学基金; 国家重点研发计划;
关键词
FPGA; hardware platform; trapped-ion; multi-level quantum system; 07.50.-e;
D O I
10.1088/1674-1056/accb48
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
We report a design and implementation of a field-programmable-gate-arrays (FPGA) based hardware platform, which is used to realize control and signal readout of trapped-ion-based multi-level quantum systems. This platform integrates a four-channel 2.8 Gsps@14 bits arbitrary waveform generator, a 16-channel 1 Gsps@14 bits direct-digital-synthesis-based radio-frequency generator, a 16-channel 8 ns resolution pulse generator, a 10-channel 16 bits digital-to-analog-converter module, and a 2-channel proportion integration differentiation controller. The hardware platform can be applied in the trapped-ion-based multi-level quantum systems, enabling quantum control of multi-level quantum system and high-dimensional quantum simulation. The platform is scalable and more channels for control and signal readout can be implemented by utilizing more parallel duplications of the hardware. The hardware platform also has a bright future to be applied in scaled trapped-ion-based quantum systems.
引用
收藏
页数:9
相关论文
共 50 条
  • [31] Efficient Simulation of Open Quantum Systems on NISQ Trapped-Ion Hardware
    Burdine, Colin
    Bauer, Nora
    Siopsis, George
    Blair, Enrique P.
    ADVANCED QUANTUM TECHNOLOGIES, 2025,
  • [32] A novel quantum neural network based on multi-level activation function
    Niu, Xu-Feng
    Ma, Wen-Ping
    LASER PHYSICS LETTERS, 2021, 18 (02)
  • [33] MULTI-LEVEL TASK PARTITIONING ALGORITHM BASED ON HETEROGENEOUS SIGNAL PROCESSING PLATFORM
    Yang, Pingping
    Yue, Chunsheng
    2017 14TH INTERNATIONAL COMPUTER CONFERENCE ON WAVELET ACTIVE MEDIA TECHNOLOGY AND INFORMATION PROCESSING (ICCWAMTIP), 2017, : 46 - 51
  • [34] A DSP FPGA Based Hardware-in-the-Loop Testing Platform
    Shih, Ta-Ming
    Chang, Ho-Chung
    11TH INTERNATIONAL CONFERENCE ON CONTROL, AUTOMATION, ROBOTICS AND VISION (ICARCV 2010), 2010, : 1980 - 1985
  • [35] CPP: A Multi-Level Circuit Partitioning Predictor for Hardware Verification Systems
    Zang, Xinshi
    Chen, Lei
    Li, Xing
    Thong, Wilson W. K.
    Sheng, Weihua
    Young, Evangeline F. Y.
    Wong, Martin D. F.
    PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2023, GLSVLSI 2023, 2023, : 357 - 361
  • [36] Hybrid Multi-level Hardware Trojan Detection Method for Gate-level Netlists Based on XGBoost
    Zhang Ying
    Li Shen
    Chen Xin
    Yao Jiaqi
    Mao Zhiming
    JOURNAL OF ELECTRONICS & INFORMATION TECHNOLOGY, 2021, 43 (10) : 3050 - 3057
  • [37] A trapped-ion-based quantum byte with 10-5 next-neighbour cross-talk (vol 5, 4679, 2014)
    Piltz, C.
    Sriarunothai, T.
    Varon, A. F.
    Wunderlich, C.
    NATURE COMMUNICATIONS, 2015, 6
  • [38] Model based multi-level prototyping
    Bredenfeld, A
    Wilberg, J
    TENTH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEMS PROTOTYPING, PROCEEDINGS, 1999, : 190 - 195
  • [39] Rule-based multi-level modeling of cell biological systems
    Maus, Carsten
    Rybacki, Stefan
    Uhrmacher, Adelinde M.
    BMC SYSTEMS BIOLOGY, 2011, 5
  • [40] Supporting multi-level medical education with knowledge-based systems
    King, K
    Carstairs, M
    METHODS OF INFORMATION IN MEDICINE, 1997, 36 (02) : 102 - 107