FPGA based hardware platform for trapped-ion-based multi-level quantum systems

被引：2

作者：

Zhu, Ming-Dong ^{[1
,2
,3
,4
]}

Yan, Lin ^{[1
,2
,3
,4
]}

Qin, Xi ^{[1
,2
,3
,4
]}

Zhang, Wen-Zhe ^{[1
,2
,3
,4
]}

Lin, Yiheng ^{[1
,2
,3
,4
]}

Du, Jiangfeng ^{[1
,2
,3
,4
]}

机构：

[1] Univ Sci & Technol China, CAS Key Lab Microscale Magnet Resonance, Hefei 230026, Peoples R China

[2] Univ Sci & Technol China, Sch Phys Sci, Hefei 230026, Peoples R China

[3] Univ Sci & Technol China, CAS Ctr Excellence Quantum Informat & Quantum Phys, Hefei 230026, Peoples R China

[4] Univ Sci & Technol China, Hefei Natl Lab, Hefei 230088, Peoples R China

来源：

CHINESE PHYSICS B | 2023年 / 32卷 / 09期

基金：

中国国家自然科学基金; 国家重点研发计划;

关键词：

FPGA; hardware platform; trapped-ion; multi-level quantum system; 07.50.-e;

D O I：

10.1088/1674-1056/accb48

中图分类号：

O4 [物理学];

学科分类号：

0702 ;

摘要：

We report a design and implementation of a field-programmable-gate-arrays (FPGA) based hardware platform, which is used to realize control and signal readout of trapped-ion-based multi-level quantum systems. This platform integrates a four-channel 2.8 Gsps@14 bits arbitrary waveform generator, a 16-channel 1 Gsps@14 bits direct-digital-synthesis-based radio-frequency generator, a 16-channel 8 ns resolution pulse generator, a 10-channel 16 bits digital-to-analog-converter module, and a 2-channel proportion integration differentiation controller. The hardware platform can be applied in the trapped-ion-based multi-level quantum systems, enabling quantum control of multi-level quantum system and high-dimensional quantum simulation. The platform is scalable and more channels for control and signal readout can be implemented by utilizing more parallel duplications of the hardware. The hardware platform also has a bright future to be applied in scaled trapped-ion-based quantum systems.

引用

页数：9

共 50 条

[21] Limited Resource Semi-Quantum Secret Sharing Based on Multi-Level Systems
Xiang, Yi
Liu, Jun
Bai, Ming-qiang
Yang, Xue
Mo, Zhi-wen
INTERNATIONAL JOURNAL OF THEORETICAL PHYSICS, 2019, 58 (09) : 2883 - 2892
[22] MOSFET based Multi-level Converter for IPT Systems
Rahnamaee, Hamid Reza
Thrimawithana, Duleepa J.
Madawala, Udaya K.
2014 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), 2014, : 295 - 300
[23] Physical Realizability of Multi-Level Quantum Systems
Espinosa, Luis A. Duffaut
Miao, Z.
Petersen, I. R.
Ugrinovskii, V.
James, M. R.
2012 2ND AUSTRALIAN CONTROL CONFERENCE (AUCC), 2012, : 19 - 23
[24] Equivalence Checking in Multi-level Quantum Systems
Niemann, Philipp
Wille, Robert
Drechsler, Rolf
REVERSIBLE COMPUTATION, RC 2014, 2014, 8507 : 201 - 215
[25] Multi-level data security program based on quantum key
Zhu, De-Xin
Li, Xin-Jian
An, Ya-Ting
Zhou, Jun-Wei
Huang, Qi-Yuan
Li, Xiao-Hui
Wu, Jia-Nan
Song, Li-Jun
Journal of Computers (Taiwan), 2021, 32 (02) : 164 - 175
[26] Modular FPGA-Based Hardware Platform for Emulation
Matoga, Lukasz
Koczor, Arkadiusz
Golek, Michal
Zadek, Pawel
Penkala, Piotr
2015 22ND INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES), 2015, : 402 - 408
[27] Design Space Exploration of FPGA-based Accelerators with Multi-level Parallelism
Zhong, Guanwen
Prakash, Alok
Wang, Siqi
Liang, Yun
Mitra, Tulika
Niar, Smail
PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 1141 - 1146
[28] FPGA-based Systems for Evolvable Hardware
Lambert, Cyrille
Kalganova, Tatiana
Stomeo, Emanuele
PROCEEDINGS OF WORLD ACADEMY OF SCIENCE, ENGINEERING AND TECHNOLOGY, VOL 12, 2006, 12 : 123 - +
[29] Observer Based Multi-Level Fault Reconstruction for Interconnected Systems
Zhang, Mei
Dahhou, Boutaieb
Wu, Qinmu
Li, Zetao
ENTROPY, 2021, 23 (09)
[30] FPGA based hardware scheduler for multiprocessor systems
Jamal, Habibullah
Khan, Zeeshan A.
Rahmatullah, M. Mohsin
COMPUTATIONAL METHODS AND APPLIED COMPUTING, 2008, : 170 - +

← 1 2 3 4 5 →