Improved reliability of a-IGZO thin-film transistor under positive gate bias stress by utilizing NH3 plasma treatment

被引:3
|
作者
Wu, Wangran [1 ]
Xu, Wenting [1 ]
Tian, Hao [1 ]
Yang, Guangan [2 ]
Yu, Zuoxu [1 ]
Huang, Tingrui [1 ]
Sun, Weifeng [1 ]
机构
[1] Southeast Univ, Natl ASIC Syst Engn Res Ctr, Sch Integrated Circuit, Nanjing 210096, Peoples R China
[2] Nanjing Univ Posts & Telecommun, Sch Integrated Circuit Sci & Engn, Nanjing 210023, Peoples R China
基金
中国国家自然科学基金;
关键词
a-IGZO TFT; Positive gate bias stress; Ammonia plasma treatment; TRANSPARENT; PERFORMANCE;
D O I
10.1016/j.microrel.2023.115257
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, the degradation mechanisms of the bottom-gate amorphous InGaZnO thin film transistors (a-IGZO TFTs) under positive gate bias stress (PBS) are investigated. The PBS-induced degradation can be attributed to the electron capture at the interface of the gate insulator and a-IGZO and the generation of oxygen interstitial defects (O-i) in a-IGZO. The oxygen interstitial defect density (N-Oi) can be calculated by the degradation of SS during recovery after PBS. It is found that the proportion of degradation caused by O-i increases with the increased a-IGZO thickness. By utilizing NH3 plasma treatment, the threshold voltage shift was reduced by >40 % under PBS (@V-G = 5 V, t = 1000s). Further analysis shows that NH3 plasma treatment can effectively suppress the electron capture at the interface and the generation of O-i during PBS. Thus, PBS reliability of a-IGZO TFTs is improved by the proposed method.
引用
收藏
页数:7
相关论文
共 50 条
  • [31] Improving the fabricated Rate and Reliability of Top Gate a-IGZO TFTs under Positive Bias Stress by Using Double-Stacked Gate Insulator Layer Design
    Huang, Bo-Shen
    Chang, Ting-Chang
    Tai, Mao-Chou
    Yen, Po-Yu
    2023 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI-TSA/VLSI-DAT, 2023,
  • [32] Improved mobility and bias stability of Hf-doped IGZO/IZO/Hf-doped IGZO thin-film transistor
    Kim, Hwi Geun
    Lee, Ho Jin
    Lee, Kang Min
    Kim, Tae Geun
    JOURNAL OF ALLOYS AND COMPOUNDS, 2024, 981
  • [33] Characterization of Stress-Controlled a-IGZO Thin Films and their Applications to Thin-Film Transistor and Micro-Electromechanical System Processes
    Iwamatsu, Shinnosuke
    Takechi, Kazushige
    Abe, Yutaka
    Yahagi, Toru
    Tanabe, Hiroshi
    Kobayashi, Seiya
    PROCEEDINGS OF 2013 TWENTIETH INTERNATIONAL WORKSHOP ON ACTIVE-MATRIX FLATPANEL DISPLAYS AND DEVICES (AM-FPD 13): TFT TECHNOLOGIES AND FPD MATERIALS, 2013, : 133 - 136
  • [34] Impacts of O2 Plasma on Negative Gate Bias Stress Instability of Tunnel Thin-Film Transistor
    Ma, William Cheng-Yu
    Chen, Po-Jen
    Chang, Yan-Shiuan
    Jhu, Jhe-Wei
    Chang, Ting-Hsuan
    IEEE TRANSACTIONS ON PLASMA SCIENCE, 2021, 49 (01) : 15 - 20
  • [35] A Physical Model for Metal-Oxide Thin-Film Transistor Under Gate-Bias and Illumination Stress
    Li, Jiapeng
    Lu, Lei
    Chen, Rongsheng
    Kwok, Hoi-Sing
    Wong, Man
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (01) : 142 - 149
  • [36] Reliability in Short-Channel p-Type Polycrystalline Silicon Thin-Film Transistor under High Gate and Drain Bias Stress
    Choi, Sung-Hwan
    Kim, Sun-Jae
    Mo, Yeon-Gon
    Kim, Hye-Dong
    Han, Min-Koo
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2010, 49 (03)
  • [37] Analysis of Improved Performance Under Negative Bias Illumination Stress of Dual Gate Driving a-IGZO TFT by TCAD Simulation
    Billah, Mohammad Masum
    Chowdhury, Md Delwar Hossain
    Mativenga, Mallory
    Um, Jae Gwang
    Mruthyunjaya, Ravi K.
    Heiler, Gregory N.
    Tredwell, Timothy John
    Jang, Jin
    IEEE ELECTRON DEVICE LETTERS, 2016, 37 (06) : 735 - 738
  • [38] Positive Gate Bias and Temperature-Induced Instability of α-InGaZnO Thin-Film Transistor With ZrLaO Gate Dielectric
    Huang, X. D.
    Song, J. Q.
    Lai, P. T.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (05) : 1899 - 1903
  • [39] THE EFFECTS OF NH3 PLASMA PASSIVATION ON POLYSILICON THIN-FILM TRANSISTORS
    WANG, FS
    TSAI, MJ
    CHENG, HC
    IEEE ELECTRON DEVICE LETTERS, 1995, 16 (11) : 503 - 505
  • [40] A High-Performance 30-nm Gate-All-Around Poly-Si Nanowire Thin-Film Transistor With NH3 Plasma Treatment
    Lee, Chen-Ming
    Tsui, Bing-Yue
    IEEE ELECTRON DEVICE LETTERS, 2010, 31 (07) : 683 - 685