Low-Complexity Double-Node-Upset Resilient Latch Design Using Novel Stacked Cross-Coupled Elements

被引:5
|
作者
Kang, Young-Min [1 ]
Park, Jung-Jin [2 ]
Kim, Geon-Hak [3 ]
Chang, Ik-Joon [3 ]
Kim, Jinsang [3 ]
机构
[1] Samsung Elect, Yongin, South Korea
[2] Georgia Inst Technol, Dept Elect & Comp Engn, Atlanta, GA 30332 USA
[3] Kyung Hee Univ, Dept Elect Engn, Yongin 17104, South Korea
基金
新加坡国家研究基金会;
关键词
Radiation hardening by design (RHBD); radiation-hardened latch; soft error; single-node upset (SNU); double-node upset (DNU); redundancy; HARDENED LATCH;
D O I
10.1109/TCSII.2023.3266489
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With aggressive scaling down in integrated circuit technology, the design of double-node-upset (DNU)-resilient latches have become a major issue regarding radiation hardening by design (RHBD). The conventional DNU-resilient latches are mostly based on the Muller C-element (MCE) and the dual-interlocked storage cell (DICE) element, which exhibit severe limitations: charge sharing during the read operation at a system level and large power consumption. Overcoming these limitations, this brief proposes a DNU-resilient latch based on a novel latch element. The proposed latch fully exploits upset polarity awareness, achieving the maximum number of single-event upset (SEU)-insensitive nodes. We develop a novel double modular redundancy architecture for the DNU-resilient latch design with one SEU-immune module. Based on simulation results, the proposed latch achieves up to 27.6X average power-delay-area-product (PDAP) improvement over state-of-the-art DNU-resilient latches.
引用
收藏
页码:3619 / 3623
页数:5
相关论文
共 50 条
  • [1] A Low Overhead and Double-Node-Upset Self-Recoverable Latch
    Yan, Aibin
    Xia, Fan
    Ni, Tianming
    Cui, Jie
    Huang, Zhengfeng
    Girard, Patrick
    Wen, Xiaoqing
    2023 IEEE INTERNATIONAL TEST CONFERENCE IN ASIA, ITC-ASIA, 2023,
  • [2] Design and Evaluation of Low-Complexity Radiation Hardened CMOS Latch for Double-Node Upset Tolerance
    Guo, Jing
    Liu, Shanshan
    Zhu, Lei
    Lombardi, Fabrizio
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (06) : 1925 - 1935
  • [3] A Double-Node-Upset Self-Recoverable Latch Design for High Performance and Low Power Application
    Yan, Aibin
    Yang, Kang
    Huang, Zhengfeng
    Zhang, Jiliang
    Cui, Jie
    Fang, Xiangsheng
    Yi, Maoxiang
    Wen, Xiaoqing
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (02) : 287 - 291
  • [4] Two sextuple cross-coupled SRAM cells with double-node-upset protection and cost optimization for aerospace applications
    Yan, Aibin
    Xiang, Jing
    Chang, Yang
    Huang, Zhengfeng
    Cui, Jie
    Girard, Patrick
    Wen, Xiaoqing
    MICROELECTRONICS JOURNAL, 2023, 139
  • [5] Highly Robust Double Node Upset Resilient Hardened Latch Design
    Liang, Huaguo
    Li, Xin
    Huang, Zhengfeng
    Yan, Aibin
    Xu, Xiumin
    IEICE TRANSACTIONS ON ELECTRONICS, 2017, E100C (05): : 496 - 503
  • [6] A Quadruple-Node Upsets Hardened Latch Design Based on Cross-Coupled Elements
    Zhengfeng Huang
    Zishuai Li
    Liting Sun
    Huaguo Liang
    Tianming Ni
    Aibin Yan
    Journal of Electronic Testing, 2024, 40 : 19 - 30
  • [7] A Quadruple-Node Upsets Hardened Latch Design Based on Cross-Coupled Elements
    Huang, Zhengfeng
    Li, Zishuai
    Sun, Liting
    Liang, Huaguo
    Ni, Tianming
    Yan, Aibin
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2024, 40 (01): : 19 - 30
  • [8] Double-Node-Upset Self-Recoverable Latch Design for Wide Voltage Range Application
    Bai, Yuxin
    Chen, Xin
    Zhou, Xinjie
    Yin, Yanan
    Zhang, Ying
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (03) : 1411 - 1415
  • [9] Double-Node-Upset-Resilient Latch Design for Nanoscale CMOS Technology
    Yan, Aibin
    Huang, Zhengfeng
    Yi, Maoxiang
    Xu, Xiumin
    Ouyang, Yiming
    Liang, Huaguo
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (06) : 1978 - 1982
  • [10] DIRT latch: A novel low cost double node upset tolerant latch
    Eftaxiopoulos, Nikolaos
    Axelos, Nicholas
    Pekmestzi, Kiamal
    MICROELECTRONICS RELIABILITY, 2017, 68 : 57 - 68