On the Security of Sequential Logic Locking Against Oracle-Guided Attacks

被引:4
|
作者
Hu, Yinghua [1 ,2 ]
Zhang, Yuke [1 ]
Yang, Kaixin [1 ]
Chen, Dake [1 ]
Beerel, Peter A. [1 ]
Nuzzo, Pierluigi [1 ]
机构
[1] Univ Southern Calif, Ming Hsieh Dept Elect & Comp Engn, Los Angeles, CA 90089 USA
[2] Synopsys Inc, Elect Design Automat Grp, Mountain View, CA 94043 USA
关键词
Sequential circuits; Model checking; Cryptography; Clocks; Time factors; Integrated circuit modeling; Electronics packaging; Hardware security; logic locking; model checking; satisfiability (SAT)-based attack; OBFUSCATION;
D O I
10.1109/TCAD.2023.3253428
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The Boolean satisfiability (SAT) attack is an oracle-guided attack that can break most combinational logic locking schemes by efficiently pruning out all the wrong keys from the search space. Extending such an attack to sequential logic locking requires multiple time-consuming rounds of SAT solving, performed using an "unrolled" version of the sequential circuit, and model checking, used to determine the successful termination of the attack. This article addresses these challenges by formally characterizing the relation between the minimum unrolling depth required to prune out the wrong keys of an SAT-based attack and a notion of functional corruptibility (FC) for sequential circuits, which can be efficiently estimated from a locked circuit to indicate the progress of an SAT-based attack. Based on this analysis, we present an FC-guided SAT-based attack that can significantly reduce unnecessary SAT and model-checking tasks. We present two versions of the attack, namely, Fun-SAT and Fun-SAT+, based on whether the attacker has a priori knowledge of the key length. Fun-SAT aims to find the correct key sequence, while Fun-SAT+ aims to retrieve the correct initial state of the circuit. The numerical evaluation shows that Fun-SAT can be, on average, 90x faster than previous attacks against state-of-the-art locking methods. On the other hand, when using an approximate termination condition, Fun-SAT+ can find an initial state that leads to at most 0.1% FC in 76.9% instances that would otherwise time out after one day.
引用
收藏
页码:3628 / 3641
页数:14
相关论文
共 50 条
  • [41] Obviating Multiple Attacks with Enhanced Logic Locking
    Paul, Anu
    Mohankumar, N.
    Devi, M. Nirmala
    ACM International Conference Proceeding Series, 2022, : 162 - 167
  • [42] Shielding Logic Locking from Redundancy Attacks
    Li, Leon
    Orailoglu, Alex
    2019 IEEE 37TH VLSI TEST SYMPOSIUM (VTS), 2019,
  • [43] A Survey on Logic-Locking Characteristics and Attacks
    Subbiah K.
    Chinnathevar S.
    Journal of The Institution of Engineers (India): Series B, 2024, 105 (04) : 1073 - 1087
  • [44] Removal Attacks on Logic Locking and Camouflaging Techniques
    Yasin, Muhammad
    Mazumdar, Bodhisatwa
    Sinanoglu, Ozgur
    Rajendran, Jeyavijayan
    IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2020, 8 (02) : 517 - 532
  • [45] Classical Cryptanalysis Attacks on Logic Locking Techniques
    Mazumdar, Bodhisatwa
    Saha, Soma
    Bairwa, Ghanshyam
    Mandal, Souvik
    Nikhil, Tatavarthy Venkat
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2019, 35 (05): : 641 - 654
  • [46] FSMLock: Sequential Logic Locking through Encryption
    Krebs, Matthew
    Lukowiak, Marcin
    Farris, Steve
    Kurdziel, Michael
    2024 31ST INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM, MIXDES 2024, 2024, : 98 - 103
  • [47] Special Session: Novel Attacks on Logic-Locking
    Jain, Ayush
    Guin, Ujjwal
    Rahman, M. Tanjidur
    Asadizanjani, Navid
    Duvalsaint, Danielle
    Blanton, R. D. Shawn
    2020 IEEE 38TH VLSI TEST SYMPOSIUM (VTS 2020), 2020,
  • [48] Tackling Sequential Attacks in Security Games
    Nguyen, Thanh H.
    Yadav, Amulya
    Bosansky, Branislav
    Liang, Yu
    DECISION AND GAME THEORY FOR SECURITY, 2019, 11836 : 331 - 351
  • [49] SAT and SCOPE Attacks on Deceptive Multiplexer Logic Locking
    Gandhi, Jugal
    Agarwal, Rishi
    Mall, Anish
    Shekhawat, Diksha
    Santosh, M.
    Pnadey, Jai Gopal
    PROCEEDINGS OF THE 37TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, VLSID 2024 AND 23RD INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, ES 2024, 2024, : 547 - 552
  • [50] Linear Approximation and Differential Attacks on Logic Locking Techniques
    Bairwa, Ghanshyam
    Mandal, Souvik
    Nikhil, Tatavarthy Venkat
    Mazumdar, Bodhisatwa
    2019 32ND INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2019 18TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2019, : 365 - 370