On the Security of Sequential Logic Locking Against Oracle-Guided Attacks

被引:4
|
作者
Hu, Yinghua [1 ,2 ]
Zhang, Yuke [1 ]
Yang, Kaixin [1 ]
Chen, Dake [1 ]
Beerel, Peter A. [1 ]
Nuzzo, Pierluigi [1 ]
机构
[1] Univ Southern Calif, Ming Hsieh Dept Elect & Comp Engn, Los Angeles, CA 90089 USA
[2] Synopsys Inc, Elect Design Automat Grp, Mountain View, CA 94043 USA
关键词
Sequential circuits; Model checking; Cryptography; Clocks; Time factors; Integrated circuit modeling; Electronics packaging; Hardware security; logic locking; model checking; satisfiability (SAT)-based attack; OBFUSCATION;
D O I
10.1109/TCAD.2023.3253428
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The Boolean satisfiability (SAT) attack is an oracle-guided attack that can break most combinational logic locking schemes by efficiently pruning out all the wrong keys from the search space. Extending such an attack to sequential logic locking requires multiple time-consuming rounds of SAT solving, performed using an "unrolled" version of the sequential circuit, and model checking, used to determine the successful termination of the attack. This article addresses these challenges by formally characterizing the relation between the minimum unrolling depth required to prune out the wrong keys of an SAT-based attack and a notion of functional corruptibility (FC) for sequential circuits, which can be efficiently estimated from a locked circuit to indicate the progress of an SAT-based attack. Based on this analysis, we present an FC-guided SAT-based attack that can significantly reduce unnecessary SAT and model-checking tasks. We present two versions of the attack, namely, Fun-SAT and Fun-SAT+, based on whether the attacker has a priori knowledge of the key length. Fun-SAT aims to find the correct key sequence, while Fun-SAT+ aims to retrieve the correct initial state of the circuit. The numerical evaluation shows that Fun-SAT can be, on average, 90x faster than previous attacks against state-of-the-art locking methods. On the other hand, when using an approximate termination condition, Fun-SAT+ can find an initial state that leads to at most 0.1% FC in 76.9% instances that would otherwise time out after one day.
引用
收藏
页码:3628 / 3641
页数:14
相关论文
共 50 条
  • [31] Security evaluation of dual rail logic against DPA attacks
    Razafindraibe, A.
    Maurine, P.
    Robert, M.
    Renaudin, M.
    IFIP VLSI-SOC 2006: IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION & SYSTEM-ON-CHIP, 2006, : 181 - +
  • [32] Functional Analysis Attacks on Logic Locking
    Sirone, Deepak
    Subramanyan, Pramod
    IEEE TRANSACTIONS ON INFORMATION FORENSICS AND SECURITY, 2020, 15 : 2514 - 2527
  • [33] Functional Analysis Attacks on Logic Locking
    Sirone, Deepak
    Subramanyan, Pramod
    2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2019, : 936 - 939
  • [34] Logic Locking Induced Fault Attacks
    Brunner, Michaela
    Gruber, Michael
    Tempelmeier, Michael
    Sigl, Georg
    2020 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2020), 2020, : 114 - 119
  • [35] Attacks on Logic Locking Obfuscation Techniques
    Mellor, Jake
    Shelton, Allen
    Yue, Michael
    Tehranipoor, Fatemeh
    2021 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2021,
  • [36] DECOR: Enhancing Logic Locking Against Machine Learning-Based Attacks
    Hu, Yinghua
    Yang, Kaixin
    Chowdhury, Subhajit Dutta
    Nuzzo, Pierluigi
    2024 25TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, ISQED 2024, 2024,
  • [37] On Improving the Security of Logic Locking
    Yasin, Muhammad
    Rajendran, Jeyavijayan
    Sinanoglu, Ozgur
    Karri, Ramesh
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2016, 35 (09) : 1411 - 1424
  • [38] Deceptive Logic Locking for Hardware Integrity Protection Against Machine Learning Attacks
    Sisejkovic, Dominik
    Merchant, Farhad
    Reimann, Lennart M.
    Leupers, Rainer
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (06) : 1716 - 1729
  • [39] SimLL: Similarity-Based Logic Locking Against Machine Learning Attacks
    Chowdhury, Subhajit Dutta
    Yang, Kaixin
    Nuzzo, Pierluigi
    2023 60TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC, 2023,
  • [40] Classical Cryptanalysis Attacks on Logic Locking Techniques
    Bodhisatwa Mazumdar
    Soma Saha
    Ghanshyam Bairwa
    Souvik Mandal
    Tatavarthy Venkat Nikhil
    Journal of Electronic Testing, 2019, 35 : 641 - 654