Inexact radix-4 Booth multipliers based on new partial product generation scheme for image multiplication

被引:3
|
作者
Beura, Srikant Kumar [1 ]
Mahanta, Sudeshna Manjari [2 ]
Devi, Bishnulatpam Pushpa [1 ]
Saha, Prabir [1 ]
机构
[1] Natl Inst Technol, Dept Elect & Commun Engn, Shillong 793003, Meghalaya, India
[2] Mos Chip Semicond, Hyderabad 500081, Telengana, India
关键词
Booth multiplier; Partial product generators; Inexact 4:2 compressor; Error metrics; Image processing; Inexact computing; APPROXIMATE; 4-2; COMPRESSORS; LOW-POWER; DESIGN;
D O I
10.1016/j.vlsi.2023.102096
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Inexact computing, is a modern approach for the development of low power and high-performance digital circuits, which involves approximation stages to get the utmost accurate result and are very much applicable in some error -tolerant applications like image processing. Such applications are limited to human eyesight ability, which gives us the freedom to make the approximate output. In this manuscript, two inexact partial product generators, viz. IPPG1, IPPG2 are proposed for the design of radix -4 based 8 x 8 Booth multipliers IRBM1.1, IRBM1.2, respectively. Moreover, an inexact 4:2 compressor is also proposed to add such partial product bits generated by IPPG1 and IPPG2, and nomenclate them as IRBM2.1 and IRBM 2.2, respectively. IPPG1 and IPPG2 are designed by introducing errors in the Karnaugh's map to reduce the circuit complexity and errors, respectively. Similarly, errors are introduced in the truth table of the exact 4:2 compressor to design a low power, high speed inexact 4:2 compressor. Error metrics estimation of such proposed inexact Booth multipliers and the state-of-the-art designs are performed using MATLAB and circuit performance parameters like area, computational delay and power dissipation are extracted using gpdk45 nm technology. While comparing, IRBM1.2 offers minimum error metrics than all other reported design so far. Moreover, in the circuit level prospect, IRBM1.1 consumes minimum power and IRBM2.2 is the fastest among its reported counter -parts. IRBM2.2 offers minimum power -delay -area (PDA) product over all of its reported counter -parts. For the validation of the proposed designs, an image multiplication, edge -detection using Sobel operator, and convolutional neural network -based application is incorporated and quality assessment parameters are measured using MATLAB.
引用
收藏
页数:14
相关论文
共 24 条
  • [21] Design of a Novel Inexact 4:2 Compressor and Its Placement in the Partial Product Array for Area, Delay, and Power-Efficient Approximate Multipliers
    Beura, Srikant Kumar
    Devi, Bishnulatpam Pushpa
    Saha, Prabir Kumar
    Meher, Pramod Kumar
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2024, 43 (06) : 3748 - 3774
  • [22] New Address Generation Scheme for Memory-based FFT Processor using Multiple Radix-2 Butterflies
    Baek, Jaehyun
    Choi, Kiyoung
    ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 273 - +
  • [23] A New Chaos-Based Color Image Encryption Scheme with an Efficient Substitution Keystream Generation Strategy
    Fu, Chong
    Zhang, Gao-yuan
    Zhu, Mai
    Chen, Zhe
    Lei, Wei-min
    SECURITY AND COMMUNICATION NETWORKS, 2018,
  • [24] A new multi-carrier CDMA/TDD transmission scheme based on cyclic extended spread code for 4th generation mobile communication system
    Harada, H
    Prasad, R
    1997 IEEE INTERNATIONAL CONFERENCE ON PERSONAL WIRELESS COMMUNICATIONS, 1997, : 319 - 323