A system-on-chip microwave photonic processor solves dynamic RF interference in real time with picosecond latency

被引:6
|
作者
Zhang, Weipeng [1 ]
Lederman, Joshua C. [1 ]
de Lima, Thomas Ferreira [2 ]
Zhang, Jiawei [1 ]
Bilodeau, Simon [1 ]
Hudson, Leila [1 ]
Tait, Alexander [3 ]
Shastri, Bhavin J. [4 ]
Prucnal, Paul R. [1 ]
机构
[1] Princeton Univ, Dept Elect & Comp Engn, Princeton, NJ 08544 USA
[2] NEC Labs Amer, Princeton, NJ 08540 USA
[3] Queens Univ, Dept Elect & Comp Engn, Kingston, ON K7L 3N6, Canada
[4] Queens Univ, Dept Phys Engn Phys & Astron, Kingston, ON K7L 3N6, Canada
基金
加拿大自然科学与工程研究理事会; 美国国家科学基金会;
关键词
COGNITIVE RADIO;
D O I
10.1038/s41377-023-01362-5
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
Radio-frequency interference is a growing concern as wireless technology advances, with potentially life-threatening consequences like interference between radar altimeters and 5 G cellular networks. Mobile transceivers mix signals with varying ratios over time, posing challenges for conventional digital signal processing (DSP) due to its high latency. These challenges will worsen as future wireless technologies adopt higher carrier frequencies and data rates. However, conventional DSPs, already on the brink of their clock frequency limit, are expected to offer only marginal speed advancements. This paper introduces a photonic processor to address dynamic interference through blind source separation (BSS). Our system-on-chip processor employs a fully integrated photonic signal pathway in the analogue domain, enabling rapid demixing of received mixtures and recovering the signal-of-interest in under 15 picoseconds. This reduction in latency surpasses electronic counterparts by more than three orders of magnitude. To complement the photonic processor, electronic peripherals based on field-programmable gate array (FPGA) assess the effectiveness of demixing and continuously update demixing weights at a rate of up to 305 Hz. This compact setup features precise dithering weight control, impedance-controlled circuit board and optical fibre packaging, suitable for handheld and mobile scenarios. We experimentally demonstrate the processor's ability to suppress transmission errors and maintain signal-to-noise ratios in two scenarios, radar altimeters and mobile communications. This work pioneers the real-time adaptability of integrated silicon photonics, enabling online learning and weight adjustments, and showcasing practical operational applications for photonic processing. A real-time photonic chip with fully integrated signal processing path and co-packaged electronics can effectively address dynamic RF interference with picosecond latency, benefiting applications like telecommunications and transportation.
引用
下载
收藏
页数:12
相关论文
共 50 条
  • [41] Overhead-Aware Energy Optimization for Real-Time Streaming Applications on Multiprocessor System-on-Chip
    Wang, Yi
    Liu, Hui
    Liu, Duo
    Qin, Zhiwei
    Shao, Zili
    Sha, Edwin H. -M.
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2011, 16 (02)
  • [42] A Multiprocessor System-on-Chip for real-time biomedical monitoring and analysis: Architectural design space exploration
    Al Khatib, Iyad
    Poletti, Francesco
    Bertozzi, Davide
    Benini, Luca
    Bechara, Mohamed
    Khalifeh, Hasan
    Jantsch, Axel
    Nabiev, Rustam
    43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 125 - 130
  • [43] Classification of LoRa Signals With Real-Time Validation Using the Xilinx Radio Frequency System-on-Chip
    Horne, Colin
    Peters, Nial J.
    Ritchie, Matthew A.
    IEEE ACCESS, 2023, 11 : 26211 - 26223
  • [44] Design Flow for Real-Time Face Mask Detection Using PYNQ System-on-Chip Platform
    Fang, Tianyang
    Huang, Xin
    Saniie, Jafar
    2021 IEEE INTERNATIONAL CONFERENCE ON ELECTRO INFORMATION TECHNOLOGY (EIT), 2021, : 378 - 382
  • [45] Embedded real-time simulators for electromechanical and power electronic systems using system-on-chip devices
    Tormo, Daniel
    Idkhajine, Lahoucine
    Monmasson, Eric
    Vidal-Albalate, Ricardo
    Blasco-Gimenez, Ramon
    MATHEMATICS AND COMPUTERS IN SIMULATION, 2019, 158 : 326 - 343
  • [46] Reconfigurable Ultrasonic System-on-Chip Hardware (RUSH) Platform for Real-Time Ultrasonic Imaging Applications
    Govindan, Pramod
    Gilliland, Spenser
    Gonnot, Thomas
    Saniie, Jafar
    2012 IEEE INTERNATIONAL ULTRASONICS SYMPOSIUM (IUS), 2012, : 463 - 466
  • [47] Real-time scheduling on heterogeneous system-on-chip architectures using an optimised artificial neural network
    Chillet, Daniel
    Eiche, Antoine
    Pillement, Sebastien
    Sentieys, Olivier
    JOURNAL OF SYSTEMS ARCHITECTURE, 2011, 57 (04) : 340 - 353
  • [48] Abstract: Energy Optimization for Real-Time Multiprocessor System-on-Chip with Optimal DVFS and DPM Combination
    Chen, Gang
    Huang, Kai
    Knoll, Alois
    2013 IEEE 11TH SYMPOSIUM ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA (ESTIMEDIA), 2013, : 40 - 40
  • [49] An order-recursive pipelined real-time VLSI HOS engine for system-on-chip implementation
    Hasan, SMR
    Bettayeb, M
    IEEE TENCON 2003: CONFERENCE ON CONVERGENT TECHNOLOGIES FOR THE ASIA-PACIFIC REGION, VOLS 1-4, 2003, : 1257 - 1261
  • [50] A Real-Time Affective Computing Platform Integrated with AI System-on-Chip Design and Multimodal Signal Processing System
    Li, Wei-Chih
    Yang, Cheng-Jie
    Liu, Bo-Ting
    Fang, Wai-Chi
    2021 43RD ANNUAL INTERNATIONAL CONFERENCE OF THE IEEE ENGINEERING IN MEDICINE & BIOLOGY SOCIETY (EMBC), 2021, : 522 - 526