A system-on-chip microwave photonic processor solves dynamic RF interference in real time with picosecond latency

被引:6
|
作者
Zhang, Weipeng [1 ]
Lederman, Joshua C. [1 ]
de Lima, Thomas Ferreira [2 ]
Zhang, Jiawei [1 ]
Bilodeau, Simon [1 ]
Hudson, Leila [1 ]
Tait, Alexander [3 ]
Shastri, Bhavin J. [4 ]
Prucnal, Paul R. [1 ]
机构
[1] Princeton Univ, Dept Elect & Comp Engn, Princeton, NJ 08544 USA
[2] NEC Labs Amer, Princeton, NJ 08540 USA
[3] Queens Univ, Dept Elect & Comp Engn, Kingston, ON K7L 3N6, Canada
[4] Queens Univ, Dept Phys Engn Phys & Astron, Kingston, ON K7L 3N6, Canada
基金
加拿大自然科学与工程研究理事会; 美国国家科学基金会;
关键词
COGNITIVE RADIO;
D O I
10.1038/s41377-023-01362-5
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
Radio-frequency interference is a growing concern as wireless technology advances, with potentially life-threatening consequences like interference between radar altimeters and 5 G cellular networks. Mobile transceivers mix signals with varying ratios over time, posing challenges for conventional digital signal processing (DSP) due to its high latency. These challenges will worsen as future wireless technologies adopt higher carrier frequencies and data rates. However, conventional DSPs, already on the brink of their clock frequency limit, are expected to offer only marginal speed advancements. This paper introduces a photonic processor to address dynamic interference through blind source separation (BSS). Our system-on-chip processor employs a fully integrated photonic signal pathway in the analogue domain, enabling rapid demixing of received mixtures and recovering the signal-of-interest in under 15 picoseconds. This reduction in latency surpasses electronic counterparts by more than three orders of magnitude. To complement the photonic processor, electronic peripherals based on field-programmable gate array (FPGA) assess the effectiveness of demixing and continuously update demixing weights at a rate of up to 305 Hz. This compact setup features precise dithering weight control, impedance-controlled circuit board and optical fibre packaging, suitable for handheld and mobile scenarios. We experimentally demonstrate the processor's ability to suppress transmission errors and maintain signal-to-noise ratios in two scenarios, radar altimeters and mobile communications. This work pioneers the real-time adaptability of integrated silicon photonics, enabling online learning and weight adjustments, and showcasing practical operational applications for photonic processing. A real-time photonic chip with fully integrated signal processing path and co-packaged electronics can effectively address dynamic RF interference with picosecond latency, benefiting applications like telecommunications and transportation.
引用
下载
收藏
页数:12
相关论文
共 50 条
  • [31] Run-time spatial mapping of streaming applications to a heterogeneous multi-processor system-on-chip (MPSoC)
    Holzenspies, Philip K. F.
    Hurink, Johann L.
    Kuper, Jan
    Smit, Gerard J. M.
    2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 210 - +
  • [32] System-on-Chip Architecture and Validation for Real-Time Transceiver Optimization: APC Implementation on FPGA
    Suarez, Hernan
    Zhang, Yan
    RADAR SENSOR TECHNOLOGY XIX; AND ACTIVE AND PASSIVE SIGNATURES VI, 2015, 9461
  • [33] FPGA-based system-on-chip designs for real-time applications in particle physics
    Anvar, Shebli
    Gachelin, Olivier
    Kestener, Pierre
    Le Provost, Herve
    Mandjavidze, Irakli
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2006, 53 (03) : 682 - 687
  • [34] A configurable system-on-chip architecture for embedded and real-time applications: concepts, design and realization
    Wallner, S
    JOURNAL OF SYSTEMS ARCHITECTURE, 2005, 51 (6-7) : 350 - 367
  • [35] Reconfigurable and Programmable System-on-Chip Hardware Platform for Real-time Ultrasonic Testing Applications
    Govindan, Pramod
    Wang, Boyang
    Wu, Pingping
    Palkov, Ivan
    Vasudevan, Vidya
    Saniie, Jafar
    2015 IEEE INTERNATIONAL ULTRASONICS SYMPOSIUM (IUS), 2015,
  • [36] Energy Optimization for Real-Time Multiprocessor System-on-Chip with Optimal DVFS and DPM Combination
    Chen, Gang
    Huang, Kai
    Knoll, Alois
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2014, 13
  • [37] A mixed mode self-programming neural System-on-Chip for real-time applications
    Waheed, K
    Salam, FM
    IJCNN'01: INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1-4, PROCEEDINGS, 2001, : 195 - 200
  • [38] Real-time automated image segmentation technique for cerebral aneurysm on reconfigurable system-on-chip
    Zhai, Xiaojun
    Eslami, Mohammad
    Hussein, Ealaf Sayed
    Filali, Maroua Salem
    Shalaby, Salma Tarek
    Amira, Abbes
    Bensaali, Faycal
    Dakua, Sarada
    Abinahed, Julien
    Al-Ansari, Abdulla
    Ahmed, Ayman Z.
    JOURNAL OF COMPUTATIONAL SCIENCE, 2018, 27 : 35 - 45
  • [39] A co-processor for real-time energy estimation of system-on-a-chip
    Haid, J
    Kaefer, G
    Steger, C
    Weiss, R
    2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, 2002, : 99 - 102
  • [40] Update Time of a Closed-Loop Digital Pre-Distortion on an RF System-on-Chip for Reconfigurable Transmitters
    Raimondo, Francesco
    Ma, Jiteng
    Beach, Mark A.
    Cappello, Tommaso
    2024 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM, IMS 2024, 2024, : 525 - 528