Quantum Combinational Logics and their Realizations with Circuits

被引:0
|
作者
Tong, Xiaoxue [1 ]
Chen, Tian [1 ]
Pan, Naiqiao [1 ]
Zhang, Xiangdong [1 ]
机构
[1] Beijing Inst Technol, Key Lab Adv Optoelect Quantum Architecture & Measu, Minist Educ, Beijing Key Lab Nanophoton & Ultrafine Optoelect S, Beijing 100081, Peoples R China
基金
中国国家自然科学基金;
关键词
classical logic circuit; exponential speedup; quantum combinational logic circuits; quantum NAND tree; quantum walk;
D O I
10.1002/qute.202300251
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
Classical combinational logic circuits (CCLCs) are widely used in various fields. Corresponding to the CCLCs, here schemes are given for some quantum combinational logic circuits (QCLCs) based on the quantum NAND tree. Three typical circuits, adder, comparator, and seven-segment display decoder, are discussed in detail as examples. All the designs of the schemes are based on the quantum random walk theory. Furthermore, these QCLCs are mapped onto the classical circuit networks and design new types of CCLCs, and take advantage of the fact that there is a good correspondence between the voltage in the circuit satisfying Kirchhoff's law and the system wave function satisfying the Schrodinger equation. These CCLCs that are designed have exponential speedup functions compared with conventional ones, which have been demonstrated experimentally. Because classical circuit networks possess good scalability and stability, the realization of QCLCs on classical circuits is expected to have potential applications for information processing in the era of big data. Schemes are given for some quantum combinational logic circuits (QCLCs) based on the quantum NAND tree. Three typical circuits, adder, comparator, and seven-segment display decoder, are discussed in detail as examples. All the designs of the schemes are based on the quantum random walk theory. The realization of QCLCs on classical circuits is expected to have potential applications for information processing.image
引用
收藏
页数:8
相关论文
共 50 条
  • [41] Delay abstraction in combinational logic circuits
    Kobayashi, N
    Malik, S
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (10) : 1205 - 1212
  • [42] DIAGNOSIS OF MULTIPLE FAULTS IN COMBINATIONAL CIRCUITS
    KAJITANI, K
    TEZUKA, Y
    KASAHARA, Y
    ELECTRONICS & COMMUNICATIONS IN JAPAN, 1969, 52 (04): : 123 - +
  • [43] EFFICIENCY OF PIPELINED COMBINATIONAL CIRCUITS.
    Davio, M.
    Bioul, G.
    1978, 4 (01): : 3 - 16
  • [44] Removing multiple redundancies in combinational circuits
    Chang, SC
    Cheng, DI
    Yeh, CW
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2002, 149 (01): : 1 - 8
  • [45] Hybrid Encoded QDI Combinational Circuits
    Cheng, Fu-Chiung
    Peng, An-Hao
    Lin, Xiao-Li
    Huang, Shu-Chuan
    2015 IEEE 13TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2015,
  • [46] Improving path sensitizability of combinational circuits
    Kapoor, B
    Nair, VSS
    VLSI DESIGN, 1996, 5 (01) : 49 - 57
  • [47] Using combinational verification for sequential circuits
    Ranjan, RK
    Singhal, V
    Somenzi, F
    Brayton, RK
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 138 - 144
  • [48] Fast hazard detection in combinational circuits
    Jeong, C
    Nowick, SM
    41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 592 - 595
  • [49] Test pattern generation for combinational circuits
    Jisuanji Xuebao, 10 (788-793):
  • [50] Quaternary CMOS Combinational Logic Circuits
    Patel, Vasundara K. S.
    Gurumurthy, K. S.
    2009 INTERNATIONAL CONFERENCE ON INFORMATION AND MULTIMEDIA TECHNOLOGY, PROCEEDINGS, 2009, : 538 - 542