Towards Selective Cobalt Atomic Layer Deposition for Chip-to-Wafer 3D Heterogeneous Integration

被引:0
|
作者
Manley, Madison [1 ]
Devereaux, Zachary J. [2 ]
Wang, Victor [3 ]
Kuo, Chenghsuan [3 ]
Linn, Nyi Myat Khine [2 ]
Kummel, Andrew [3 ]
Winter, Charles H. [2 ]
Bakir, Muhannad [1 ]
机构
[1] Georgia Inst Technol, Dept Elect & Comp Engn, Atlanta, GA 30332 USA
[2] Wayne State Univ, Dept Chem, Detroit, MI 48202 USA
[3] Univ Calif San Diego, Dept Chem, La Jolla, CA 92093 USA
基金
美国国家科学基金会;
关键词
Selective cobalt ALD; chiplets; 3D heterogeneous integration;
D O I
10.1109/ECTC51909.2023.00069
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The feasibility of a 3D bonding technology for ultra-dense input/output (I/O) interconnects using cobalt selective atomic layer deposition (Co ALD) is explored with a preliminary testbed. Steady-state thermal simulations benchmark the Co ALD bonding technology to investigate the potential thermal benefits compared to conventional bonding technologies such as microbumps (mu-bumps) and hybrid bonds. Preliminary testbeds containing horizontal Cu/100 nm Gap/Cu structures are fabricated to show the feasibility of using Co ALD as a high-density Cu-Cu interconnect bonding technology. SEM and XPS are used to characterize the test structures, showing that after 400 cycles of Co ALD deposition, the 100 nm gap is filled between the aligned Cu pads.
引用
收藏
页码:374 / 378
页数:5
相关论文
共 50 条
  • [1] 3D process integration - Wafer-to-wafer and chip-to-wafer bonding
    Matthias, Thorsten
    Wimplinger, Markus
    Pargfrieder, Stefan
    Lindner, Paul
    [J]. ENABLING TECHNOLOGIES FOR 3-D INTEGRATION, 2007, 970 : 231 - +
  • [2] Chip-to-wafer stacking technology for 3D system integration
    Klumpp, A
    Merkel, R
    Wieland, R
    Ramm, P
    [J]. 53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 1080 - 1083
  • [3] Design and Verification of Benzocyclobutene (BCB) Templates for Chip-to-Wafer Alignment in 3D Integration
    Zhang, Dingyou
    Lu, Jian-Qiang
    [J]. PROCESSING MATERIALS OF 3D INTERCONNECTS, DAMASCENE AND ELECTRONICS PACKAGING, 2012, 41 (43): : 93 - 102
  • [4] Tiny VCSEL Chip Self-Assembly for Advanced Chip-to-Wafer 3D and Hetero Integration
    Fukushima, Takafumi
    Ito, Yuka
    Murugesan, Mariappan
    Bea, Jicheol
    Lee, Kangwook
    Choki, Koji
    Tanaka, Tetsu
    Koyanagi, Mitsumasa
    [J]. 2014 INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2014,
  • [5] Cu-Cu Bonding Using Selective Cobalt Atomic Layer Deposition for 2.5-D/3-D Chip Integration Technologies
    Li, Ming-Jui
    Breeden, Michael
    Wang, Victor
    Hollin, Jonathan
    Linn, Nyi Myat Khine
    Winter, Charles H.
    Kummel, Andrew
    Bakir, Muhannad S.
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2020, 10 (12): : 2125 - 2128
  • [6] New Chip-to-Wafer 3D Integration Technology Using Hybrid Self-Assembly and Electrostatic Temporary Bonding
    Fukushima, T.
    Hashiguchi, H.
    Bea, J.
    Ohara, Y.
    Murugesan, M.
    Lee, K. -W.
    Tanaka, T.
    Koyanagi, M.
    [J]. 2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2012,
  • [7] Chip-to-Wafer (C2W) 3D Integration with Well-Controlled Template Alignment and Wafer-Level Bonding
    Chen, Qianwen
    Zhang, Dingyou
    Wang, Zheyao
    Liu, Litian
    Lu, James Jian-Qiang
    [J]. 2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 1 - 6
  • [8] Technologies for 3D Wafer Level Heterogeneous Integration
    Wolf, M. J.
    Ramm, P.
    Klumpp, A.
    Reichl, H.
    [J]. DTIP 2008: SYMPOSIUM ON DESIGN, TEST, INTEGRATION AND PACKAGING OF MEMS/MOEMS, 2008, : 123 - +
  • [9] Heterogeneous Integration toward Monolithic 3D Chip
    Kim, SangHyeon
    Kim, Seong-Kwang
    Shim, Jae-Phil
    Geum, Dae-myeong
    Ju, Gunwu
    Kim, Han Sung
    Lim, Hee Jung
    Lim, Hyeong Rak
    Han, Jae-Hoon
    Kang, ChangMo
    Lee, Dong Seon
    Song, Jin Dong
    Choi, Won Jun
    Kim, Hyung-jun
    [J]. 2017 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2017,
  • [10] Evaluation of Fabrication Process for a Novel Chip-to-Wafer (C2W) 3D Integration Approach Using an Alignment Template
    Zhang, Dingyou
    Lu, Jian-Qiang
    [J]. 2012 23RD ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2012, : 398 - 403