Optimization of the 24-Bit Fixed-Point Format for the Laplacian Source

被引:3
|
作者
Peric, Zoran H. [1 ]
Dincic, Milan R. [1 ]
机构
[1] Univ Nis, Fac Elect Engn Nis, Nish 18104, Serbia
关键词
fixed-point binary representation; uniform quantizer; floating-point binary representation; efficient data representation on sensor nodes and edge devices; Laplacian distribution; ALGORITHM;
D O I
10.3390/math11030568
中图分类号
O1 [数学];
学科分类号
0701 ; 070101 ;
摘要
The 32-bit floating-point (FP32) binary format, commonly used for data representation in computers, introduces high complexity, requiring powerful and expensive hardware for data processing and high energy consumption, hence being unsuitable for implementation on sensor nodes, edge devices, and other devices with limited hardware resources. Therefore, it is often necessary to use binary formats of lower complexity than FP32. This paper proposes the usage of the 24-bit fixed-point format that will reduce the complexity in two ways, by decreasing the number of bits and by the fact that the fixed-point format has significantly less complexity than the floating-point format. The paper optimizes the 24-bit fixed-point format and examines its performance for data with the Laplacian distribution, exploiting the analogy between fixed-point binary representation and uniform quantization. Firstly, the optimization of the 24-bit uniform quantizer is performed by deriving two new closed-form formulas for a very accurate calculation of its maximal amplitude. Then, the 24-bit fixed-point format is optimized by optimization of its key parameter and by proposing two adaptation procedures, with the aim to obtain the same performance as of the optimal uniform quantizer in a wide range of variance of input data. It is shown that the proposed 24-bit fixed-point format achieves for 18.425 dB higher performance than the floating-point format with the same number of bits while being less complex.
引用
收藏
页数:14
相关论文
共 50 条
  • [1] MSE Analysis of 24-Bit Fixed-Point Format in a Wide Variance Range
    Denic, Bojan D.
    Peric, Zoran H.
    Dincic, Milan R.
    2023 58TH INTERNATIONAL SCIENTIFIC CONFERENCE ON INFORMATION, COMMUNICATION AND ENERGY SYSTEMS AND TECHNOLOGIES, ICEST, 2023, : 13 - 16
  • [2] MOTOROLA DSP56000 FAMILY 24-BIT FIXED-POINT DSP
    不详
    EDN, 1995, 40 (10) : 67 - 67
  • [3] MPEG-4 AAC audio decoding on a 24-bit fixed-point dual-DSP architecture
    Mesarovic, V
    Hemkumar, ND
    Dokic, M
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL III: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 706 - 709
  • [4] Performance Analysis of Fixed-Point and Floating-Point 32-bit Quantizers for L1 Norm and Laplacian Source
    Peric, Zoran H.
    Denic, Bojan D.
    Vucic, Nikola J.
    Jovanovic, Aleksandra Z.
    Nikolic, Jelena R.
    2023 58TH INTERNATIONAL SCIENTIFIC CONFERENCE ON INFORMATION, COMMUNICATION AND ENERGY SYSTEMS AND TECHNOLOGIES, ICEST, 2023, : 17 - 20
  • [5] Analytical Optimization of Bit-Widths in Fixed-Point LTI Systems
    Sarbishei, Omid
    Radecka, Katarzyna
    Zilic, Zeljko
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2012, 31 (03) : 343 - 355
  • [6] Optimization & fixed-point iteration
    Qureshi, S
    DR DOBBS JOURNAL, 2001, 26 (12): : 115 - 117
  • [7] STEERED, BIDIRECTIONAL CURRENT SOURCE CREATES UNIQUE 24-BIT ADC
    GOODENOUGH, F
    ELECTRONIC DESIGN, 1992, 40 (11) : 28 - 30
  • [8] 24-Bit Significand Multiplier for FPGA Floating-Point Multiplication
    Walters, E. George, III
    2015 49TH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, 2015, : 717 - 721
  • [9] TI 16BIT, FIXED-POINT DSPS
    不详
    MICROELECTRONICS JOURNAL, 1995, 26 (05) : R12 - R12
  • [10] Hardware Implementation of 24-bit Vedic Multiplier in 32-bit Floating-Point Divider
    Hanuman, C. R. S.
    Kamala, J.
    2018 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND SYSTEM ENGINEERING (ICEESE), 2018, : 60 - 64