Interior-point-method-based switching angle computation for selective harmonic elimination in high-frequency cascaded H-bridge multilevel inverters

被引:0
|
作者
Long, Gen [1 ]
Wu, Xiang-Long [1 ]
Liu, Heng-Yang [1 ]
Lou, Hang-Chuan [1 ]
Shen, Bo-Han [2 ]
Yan, Chen [1 ]
Kong, Wu-Bin [1 ]
机构
[1] Huazhong Univ Sci & Technol, Sch Elect & Elect, Wuhan, Peoples R China
[2] Wuhan Inst Technol, Sch Mech & Elect Engn, Wuhan, Peoples R China
关键词
Interior point method; Switching angle computation; High-frequency cascaded H-bridge multilevel inverter; Selective harmonic elimination; SHE-PWM; OPTIMIZATION; CONVERTERS;
D O I
10.1007/s43236-024-00793-6
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
To transmit high power very-low-frequency signals with low harmonic content, the high-frequency cascaded H-bridge multilevel inverter (HF-MLI) usually has large number of levels and uses the selective harmonic elimination (SHE) technique for modulation. However, when the number of levels exceeds 25, the conventional SHE switching angle computation methods have a problem since the computed switching angles tend to be located at 0 and pi/2, which makes the harmonic suppression effect worse. To realize a good harmonic suppression effect for HF-MLIs with a large number of levels, an interior-point-method-based switching angle computation method is proposed in this paper. With the aid of the interior point method (IPM), the constraints of switching angles are combined with the harmonic function in the objective function through a penalty function. The iteration is divided into the inner loop and the outer loop. The switching angles are computed in the inner loop and the weight of the penalty function is updated in the outer loop. The penalty function can keep the switching angles away from constraints. When compared with conventional methods, the proposed method has a higher accuracy, a shorter execution time and better harmonic suppression effect when computing the switching angles of MLIs with more than 25 levels. The harmonics from 9 to 19th-order of the proposed method are suppressed to less than 0.1%, which is experimentally verified on a single-phase 49-level HF-MLI.
引用
收藏
页码:1229 / 1240
页数:12
相关论文
共 50 条
  • [41] Asynchronous Particle Swarm Optimization-Genetic Algorithm (APSO-GA) Based Selective Harmonic Elimination in a Cascaded H-Bridge Multilevel Inverter
    Memon, Mudasir Ahmed
    Siddique, Marif Daula
    Mekhilef, Saad
    Mubin, Marizan
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2022, 69 (02) : 1477 - 1487
  • [42] OUTPUT VOLTAGE WAVEFORM IMPROVEMENT OF MODIFIED CASCADED H-BRIDGE MULTILEVEL INVERTER USING SELECTIVE HARMONIC ELIMINATION TECHNIQUE BASED ON HYBRID GENETIC ALGORITHM
    Chabni, Faycal
    Taleb, Rachid
    Helaimi, M'Hamed
    REVUE ROUMAINE DES SCIENCES TECHNIQUES-SERIE ELECTROTECHNIQUE ET ENERGETIQUE, 2017, 62 (04): : 405 - 410
  • [43] A New Fault-Tolerant Technique Based on Nonsymmetrical Selective Harmonic Elimination for Cascaded H-Bridge Motor Drives
    Ni, Zhituo
    Abuelnaga, Ahmed H.
    Narimani, Mehdi
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2021, 68 (06) : 4610 - 4622
  • [44] Analytical Calculation of Switching Loss of Single-Phase Neutral Point Clamped H-Bridge Cascaded Inverters Based on SVPWM
    Yuan J.
    Zhu J.
    Nie Z.
    Ye W.
    Jia Y.
    Dong L.
    Diangong Jishu Xuebao/Transactions of China Electrotechnical Society, 2020, 35 (23): : 4877 - 4887
  • [45] Fast FCS-MPC-Based SVPWM Method to Reduce Switching States of Multilevel Cascaded H-Bridge STATCOMs
    Wang, Xiuqin
    Zhao, Jiwen
    Wang, Qunjing
    Li, Guoli
    Zhang, Maosong
    JOURNAL OF POWER ELECTRONICS, 2019, 19 (01) : 244 - 253
  • [46] Critical Parameter Design for a Cascaded H-Bridge With Selective Harmonic Elimination/Compensation Based on Harmonic Envelope Analysis for Single-Phase Systems
    Zhao, Hui
    Wang, Shuo
    Moeini, Amirhossein
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2019, 66 (04) : 2914 - 2925
  • [47] Non-equal DC link Voltages in a Cascaded H-Bridge with a Selective Harmonic Mitigation-PWM Technique Based on the Fundamental Switching Frequency
    Moeini, Amirhossein
    Iman-Eini, Hossein
    Najjar, Mohammad
    JOURNAL OF POWER ELECTRONICS, 2017, 17 (01) : 106 - 114
  • [48] Fundamental frequency switching strategy for grid-connected cascaded H-bridge multilevel inverter to mitigate voltage harmonics at the point of common coupling
    Hajizadeh, Mehdi
    Fathi, Seyed Hamid
    IET POWER ELECTRONICS, 2016, 9 (12) : 2387 - 2393
  • [49] High Efficiency, Hybrid Selective Harmonic Elimination Phase-Shift PWM Technique for Cascaded H-Bridge Inverters to Improve Dynamic Response and Operate in Complete Normal Modulation Indices
    Moeini, Amirhossein
    Hui, Zhao
    Wang, Shuo
    APEC 2016 31ST ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, 2016, : 2019 - 2026
  • [50] A high-frequency 1.5 MVA H-bridge building block for cascaded multilevel converters using emitter turn-off thyrister
    Sirisukprasert, S
    Xu, ZX
    Zhang, B
    Lai, J
    Huang, AQ
    APEC 2002: SEVENTEENTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1 AND 23, 2002, : 27 - 32