Interface Trap Charges Analysis on DC and High Frequency Characteristics of UTBB-FDSOI FET

被引：5
|
作者：
Awadhiya, Bhaskar [1 ]
Yadav, Shivendra [2 ]
Acharya, Abhishek [2 ]
机构：
[1] Manipal Inst Technol, Dept ECE, MAHE, Udupi 576104, Karnataka, India
[2] Sardar Vallabhbhai Natl Inst Technol Surat, Dept ECE, Surat, Gujarat, India
来源：
SILICON | 2023年 / 15卷 / 02期
关键词：
Ultra-thin body box (UTBB); Fully depleted silicon on insulator (FDSOI); Gain bandwidth product (GBP); Partially depleted silicon on insulator (PDSOI); Interface trap charge (ITC); TUNNEL FET; GATE; MOSFETS; PERFORMANCE; OPERATION; IMPACT; MODEL; SOI;
D O I：
10.1007/s12633-022-02053-3
中图分类号：
O64 [物理化学（理论化学）、化学物理学];
学科分类号：
070304 ; 081704 ;
摘要：
In this paper, we have studied effect of localised charges on performance of UTBB FDSOI FET. Purpose behind this work is to understand the performance of UTBB FDSOI FET under the influence of interface trap charges which are generated due to radiation or stress induced damage. These localised charges may affect operating point of transistor and affect the circuit reliability. Various figure of merits such as transconductance, second order transconductance, drain conductance and RF parameters like cut off frequency and gain bandwidth product have been studied in presence of localised charges. It is found that the interface trap affects the performance in subthreshold region more severely as compared to triode and saturation region. These charges always reside in interface between silicon and silicon di oxide, hence study of devices with these charges are essential in order to optimize the effect of these charges accordingly.
引用
收藏
页码：937 / 942
页数：6
相关论文
共 50 条
  • [21] Effects of interface trap charges on the electrical characteristics of back-gated 2D Negative Capacitance FET
    Jiang, Chunsheng
    Zhong, Le
    Xie, Lei
    2019 IEEE 19TH INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO 2019), 2019, : 163 - 166
  • [22] Reliability study of nano ribbon FET with temperature variation including interface trap charges
    Teja, Lakshmi Nivas
    Chaudhary, Rashi
    Tiwari, Shreyas
    Saha, Rajesh
    MATERIALS SCIENCE AND ENGINEERING B-ADVANCED FUNCTIONAL SOLID-STATE MATERIALS, 2023, 298
  • [23] Multi-scale strategy for high-k/metal-gate UTBB-FDSOI devices modeling with emphasis on back bias impact on mobility
    O. Nier
    D. Rideau
    Y. M. Niquet
    F. Monsieur
    V. H. Nguyen
    F. Triozon
    A. Cros
    R. Clerc
    J. C. Barbé
    P. Palestri
    D. Esseni
    I. Duchemin
    L. Smith
    L. Silvestri
    F. Nallet
    C. Tavernier
    H. Jaouen
    L. Selmi
    Journal of Computational Electronics, 2013, 12 : 675 - 684
  • [24] Assessment of Interface Trap Charges on Proposed TFET for Low Power High-Frequency Application
    Sachin Kumar
    Dharmendra Singh Yadav
    Silicon, 2022, 14 : 9291 - 9304
  • [25] Assessment of Interface Trap Charges on Proposed TFET for Low Power High-Frequency Application
    Kumar, Sachin
    Yadav, Dharmendra Singh
    SILICON, 2022, 14 (15) : 9291 - 9304
  • [26] Impact of Interface Trap Charges on the Electrical Characteristics of Back-Gated 2D Negative Capacitance (NC) FET
    Jiang, Chunsheng
    Zhong, Le
    Xie, Lei
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2019, 18 : 1204 - 1207
  • [27] Multi-scale strategy for high-k/metal-gate UTBB-FDSOI devices modeling with emphasis on back bias impact on mobility
    Nier, O.
    Rideau, D.
    Niquet, Y. M.
    Monsieur, F.
    Nguyen, V. H.
    Triozon, F.
    Cros, A.
    Clerc, R.
    Barbe, J. C.
    Palestri, P.
    Esseni, D.
    Duchemin, I.
    Smith, L.
    Silvestri, L.
    Nallet, F.
    Tavernier, C.
    Jaouen, H.
    Selmi, L.
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2013, 12 (04) : 675 - 684
  • [28] Characterization of the High Frequency Performance of 28-nm UTBB FDSOI MOSFETs as a Function of Backgate Bias
    Shopov, Stefan
    Voinigescu, Sorin P.
    2014 IEEE COMPOUND SEMICONDUCTOR INTEGRATED CIRCUIT SYMPOSIUM (CSICS): INTEGRATED CIRCUITS IN GAAS, INP, SIGE, GAN AND OTHER COMPOUND SEMICONDUCTORS, 2014,
  • [29] Impact of interface trap charges on analog/RF and linearity performances of PGP negative capacitance FET
    Chaudhary, Shalini
    Dewan, Basudha
    Singh, Devenderpal
    Sahu, Chitrakant
    Yadav, Menka
    MICROELECTRONICS RELIABILITY, 2023, 143
  • [30] Impact of Interface Trap Charges on Performance of Electrically Doped Tunnel FET With Heterogeneous Gate Dielectric
    Venkatesh, Pulimamidi
    Nigam, Kaushal
    Pandey, Sunil
    Sharma, Dheeraj
    Kondekar, Pravin N.
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2017, 17 (01) : 245 - 252
12345