Offset-Via Anti-fuse by Cu BEOL Process in Advanced CMOS Technologies

被引：1
|
作者：
Yeh, Li-Yu [1 ]
Lin, Chrong-Jung [1 ]
King, Ya-Chin [1 ]
机构：
[1] Natl Tsing Hua Univ, Inst Elect Engn, Microelect Lab, Hsinchu, Taiwan
来源：
2023 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI-TSA/VLSI-DAT | 2023年
关键词：
D O I：
10.1109/VLSI-TSA/VLSI-DAT57221.2023.10133946
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
An offset-Via one-time programmable memory anti-fuse cell is proposed and implemented by FinFET CMOS logic process. By forming in thin dielectric layer in an offset-via structure, the cell can switch states under low programming current. Multilevel resistance states can be achieved by compliance current control. Excellent reliability and data stability of this new cell are also demonstrated.
引用
收藏
页数：2
相关论文
共 50 条
  • [21] Electroless Cobalt Via Pre-Fill Process for Advanced BEOL Metallization and Via Resistance Variation Reduction
    Gu, J.
    Zhao, D.
    Kamon, M.
    Fried, D. M.
    Harm, G.
    Mountsier, T.
    2018 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2018, : 7 - 9
  • [22] Heavy-ion and pulsed-laser single event effects in 130-nm CMOS-based thin/thick gate oxide anti-fuse PROMs
    Cai, Chang
    Liu, Tian-Qi
    Li, Xiao-Yuan
    Liu, Jie
    Zhang, Zhan-Gang
    Geng, Chao
    Zhao, Pei-Xiong
    Li, Dong-Qing
    Ye, Bing
    Li, Qing-Gang
    Mo, Li-Hua
    NUCLEAR SCIENCE AND TECHNIQUES, 2019, 30 (05)
  • [23] 3D Stacking Process Technologies for Advanced CMOS Image Sensors
    Iwamoto H.
    Kagawa Y.
    Journal of Japan Institute of Electronics Packaging, 2024, 27 (01) : 163 - 168
  • [24] 3D Stacking Process Technologies for Advanced CMOS Image Sensors
    Kagawa, Yoshihisa
    Manda, Shuji
    Ikegami, Yukako
    Kamei, Takahiro
    Shimizu, Kan
    Iwamoto, Hayato
    2024 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI TSA, 2024,
  • [25] Highly Integrated Power Managemant Integrated Circuits in Advanced Cmos Process Technologies
    Manninger, Mario
    ANALOG CIRCUIT DESIGN: HIGH-SPEED CLOCK AND DATA RECOVERY, HIGH-PERFORMANCE AMPLIFIERS, POWER MANAGEMENT, 2009, : 303 - 316
  • [26] Cu/low-k dielectric TDDB reliability issues for advanced CMOS technologies
    Chen, F.
    Bravo, O.
    Harmon, D.
    Shinosky, M.
    Aitken, J.
    MICROELECTRONICS RELIABILITY, 2008, 48 (8-9) : 1375 - 1383
  • [27] Anti-Fuse Memory Array Embedded in 14nm FinFET CMOS with Novel Selector-Less Bit-Cell Featuring Self-Rectifying Characteristics
    Liu, Y.
    Chi, M. H.
    Mittal, A.
    Aluri, G.
    Uppal, S.
    Paliwoda, P.
    Banghart, E.
    Korablev, K.
    Liu, B.
    Nam, M.
    Eller, M.
    Samavedam, S.
    2014 SYMPOSIUM ON VLSI TECHNOLOGY (VLSI-TECHNOLOGY): DIGEST OF TECHNICAL PAPERS, 2014,
  • [28] Heavy-ion and pulsed-laser single event effects in 130-nm CMOS-based thin/thick gate oxide anti-fuse PROMs
    Chang Cai
    Tian-Qi Liu
    Xiao-Yuan Li
    Jie Liu
    Zhan-Gang Zhang
    Chao Geng
    Pei-Xiong Zhao
    Dong-Qing Li
    Bing Ye
    Qing-Gang Ji
    Li-Hua Mo
    NuclearScienceandTechniques, 2019, 30 (05) : 77 - 87
  • [29] Physical Understanding on the Anti-fuse Instability to Construct a Selector-Type One-Time-Programming Memory in the High-k Metal-Gate CMOS Generation
    Chuang, C. C.
    Chang, C. W.
    Chen, H. W.
    Kao, T. C.
    Li, Y. J.
    Guo, J. C.
    Chung, Steve S.
    2023 SILICON NANOELECTRONICS WORKSHOP, SNW, 2023, : 115 - 116
  • [30] Heavy-ion and pulsed-laser single event effects in 130-nm CMOS-based thin/thick gate oxide anti-fuse PROMs
    Chang Cai
    Tian-Qi Liu
    Xiao-Yuan Li
    Jie Liu
    Zhan-Gang Zhang
    Chao Geng
    Pei-Xiong Zhao
    Dong-Qing Li
    Bing Ye
    Qing-Gang Ji
    Li-Hua Mo
    Nuclear Science and Techniques, 2019, 30
12345