An 18-bit 2-2 MASH delta-sigma modulator for isolated amplifier

被引:0
|
作者
Yu, Wenxin [1 ]
He, Lenian [1 ]
Xi, Jianxiong [1 ]
机构
[1] Zhejiang Univ, Inst VLSI Design, Hangzhou 310058, Peoples R China
关键词
Isolated amplifier; MASH; Delta-sigma modulator; High precision;
D O I
10.1016/j.mejo.2023.105794
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents an 18-bit 2-2 MASH delta-sigma modulator (DSM) for the isolated amplifier. Combining the cascade of integrators with feedforward (CIFF) structure and the cascade of integrators with feedback (CIFB) structure, the DSM effectively results in reduced harmonic distortion. Gain boost and slew rate (SR) boost techniques are used to enhance the performance of the first stage integrator. To reduce low-frequency noise, the chopper technique is adopted as well. The DSM was fabricated in a 0.18 mu m CMOS process with an active area of 0.90 mm2, dissipating 29.70 mW under a 3.3 V supply with the Schreier figure-of-merit (FoMs) 170.00 dB. The 108.71 dB signal-to-noise and distortion ratio (SNDR) and 17.77 bits the effective number of bits (ENOB) are achieved by simulation in a 20 kHz bandwidth.
引用
收藏
页数:8
相关论文
共 50 条
  • [41] A low-power 2nd-order CT delta-sigma modulator with a single operational amplifier
    Radjen, Dejan
    Anderson, Martin
    Sundstrom, Lars
    Andreani, Pietro
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2014, 80 (03) : 387 - 397
  • [42] Single low-gain amplifier compensated hybrid delta-sigma modulator
    Hussain, Arshad
    Choi, Goang Seong
    IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (07) : 934 - 941
  • [43] Transmitter utilising bandpass delta-sigma modulator and switching mode power amplifier
    Ketola, J
    Sommarek, J
    Vankka, J
    Halonen, K
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 633 - 636
  • [44] A Spur-Free MASH Digital Delta-Sigma Modulator with Higher Order Shaped Dither
    Fitzgibbon, Brian
    O'Neill, Kieran
    Grannell, Andrew
    Horgan, Ciaran
    Ye, Zhipeng
    Hosseini, Kaveh
    Kennedy, Michael Peter
    2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 723 - +
  • [45] Dual-clock MASH delta-sigma modulator employing a frequency modulated intermediate signal
    Maezawa, Koichi
    Sakou, Mario
    Matsubara, Wataru
    Mizutani, Takashi
    IEICE ELECTRONICS EXPRESS, 2006, 3 (21): : 459 - 463
  • [46] An 18-bit sigma –delta switched-capacitor modulator using 4-order single-loop CIFB architecture
    Guiping Cao
    Ning Dong
    Journal of Semiconductors, 2020, 41 (06) : 67 - 75
  • [47] Continuous Time Full-Feedforward MASH 2-2 Architecture for Sigma-Delta Modulators
    Jose Lancioni, Walter
    Carlos Dualibe, Fortunato
    Petrashin, Pablo
    Toledo, Luis
    Vazquez, Carlos
    2018 IEEE 9TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2018, : 234 - 237
  • [48] An 18-bit sigma -delta switched-capacitor modulator using 4-order single-loop CIFB architecture
    Cao, Guiping
    Dong, Ning
    JOURNAL OF SEMICONDUCTORS, 2020, 41 (06)
  • [49] An 18-bit sigma –delta switched-capacitor modulator using 4-order single-loop CIFB architecture
    Guiping Cao
    Ning Dong
    Journal of Semiconductors, 2020, (06) : 67 - 75
  • [50] A 16-bit 250-kHz delta-sigma modulator and decimation filter
    Maulik, PC
    Chadha, MS
    Lee, WL
    Crawley, PJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (04) : 458 - 467