An 18-bit 2-2 MASH delta-sigma modulator for isolated amplifier

被引:0
|
作者
Yu, Wenxin [1 ]
He, Lenian [1 ]
Xi, Jianxiong [1 ]
机构
[1] Zhejiang Univ, Inst VLSI Design, Hangzhou 310058, Peoples R China
关键词
Isolated amplifier; MASH; Delta-sigma modulator; High precision;
D O I
10.1016/j.mejo.2023.105794
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents an 18-bit 2-2 MASH delta-sigma modulator (DSM) for the isolated amplifier. Combining the cascade of integrators with feedforward (CIFF) structure and the cascade of integrators with feedback (CIFB) structure, the DSM effectively results in reduced harmonic distortion. Gain boost and slew rate (SR) boost techniques are used to enhance the performance of the first stage integrator. To reduce low-frequency noise, the chopper technique is adopted as well. The DSM was fabricated in a 0.18 mu m CMOS process with an active area of 0.90 mm2, dissipating 29.70 mW under a 3.3 V supply with the Schreier figure-of-merit (FoMs) 170.00 dB. The 108.71 dB signal-to-noise and distortion ratio (SNDR) and 17.77 bits the effective number of bits (ENOB) are achieved by simulation in a 20 kHz bandwidth.
引用
收藏
页数:8
相关论文
共 50 条
  • [21] Analysis of a New Hybrid Sturdy MASH-11 Delta-Sigma Modulator
    Yao, Chia-Yu
    2019 4TH INTERNATIONAL CONFERENCE ON INTELLIGENT GREEN BUILDING AND SMART GRID (IGBSG 2019), 2019, : 362 - 365
  • [22] Hardware Reduction of MASH Delta-Sigma Modulator Based on Partially Folded Architecture
    Song, Jinook
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (10) : 967 - 971
  • [23] Mathematical analysis of a prime modulus quantizer MASH digital delta-sigma modulator
    Hosseini, Kaveh
    Kennedy, Michael Peter
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (12) : 1105 - 1109
  • [24] Design Methodology for a Maximum Sequence Length MASH Digital Delta-Sigma Modulator
    Xu, Tao
    Condon, Marissa
    WORLD CONGRESS ON ENGINEERING 2009, VOLS I AND II, 2009, : 463 - 468
  • [25] A low OSR Multi-bit Cascaded Delta-Sigma Modulator
    Zhao, Jianming
    Lai, Fengchang
    Wang, Yongsheng
    ICIEA: 2009 4TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOLS 1-6, 2009, : 2569 - 2572
  • [26] An 18-bit high performance audio Sigma-Delta D/A converter
    Zhang Hao
    Huang Xiaowei
    Han Yan
    Cheung, Ray C.
    Han Xiaoxia
    Wang Hao
    Liang Guo
    JOURNAL OF SEMICONDUCTORS, 2010, 31 (07)
  • [27] A Delta-Sigma Modulator-Based Class-D Amplifier
    Kuo, Chien-Hung
    Lin, Sheng-Chi
    2016 IEEE 5TH GLOBAL CONFERENCE ON CONSUMER ELECTRONICS, 2016,
  • [28] A 3.3-v 18-bit digital audio sigma-delta modulator in 0.6-μm CMOS
    Yavari, M
    Hasanzadeh, MR
    Talebzadeh, J
    Shoaei, O
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 640 - 643
  • [29] A low power MASH digital delta-sigma modulator with accurate output average value
    Mohammadi, Ismail
    Sobhi, Jafar
    Khiavi, Abdolhamid Moallemi
    Koozehkanani, Ziaddin Daie
    MICROELECTRONICS JOURNAL, 2022, 121
  • [30] A Novel Architecture of Pseudorandom Dithered MASH Digital Delta-Sigma Modulator with Lower Spur
    Noori, Seyed Ali Sadat
    Frashidi, Ebrahim
    Sadughi, Sirus
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2016, 25 (07)