An 18-bit 2-2 MASH delta-sigma modulator for isolated amplifier

被引:0
|
作者
Yu, Wenxin [1 ]
He, Lenian [1 ]
Xi, Jianxiong [1 ]
机构
[1] Zhejiang Univ, Inst VLSI Design, Hangzhou 310058, Peoples R China
关键词
Isolated amplifier; MASH; Delta-sigma modulator; High precision;
D O I
10.1016/j.mejo.2023.105794
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents an 18-bit 2-2 MASH delta-sigma modulator (DSM) for the isolated amplifier. Combining the cascade of integrators with feedforward (CIFF) structure and the cascade of integrators with feedback (CIFB) structure, the DSM effectively results in reduced harmonic distortion. Gain boost and slew rate (SR) boost techniques are used to enhance the performance of the first stage integrator. To reduce low-frequency noise, the chopper technique is adopted as well. The DSM was fabricated in a 0.18 mu m CMOS process with an active area of 0.90 mm2, dissipating 29.70 mW under a 3.3 V supply with the Schreier figure-of-merit (FoMs) 170.00 dB. The 108.71 dB signal-to-noise and distortion ratio (SNDR) and 17.77 bits the effective number of bits (ENOB) are achieved by simulation in a 20 kHz bandwidth.
引用
收藏
页数:8
相关论文
共 50 条
  • [1] A 5-MHz bandwidth 78.1-dB SNDR 2-2 MASH delta-sigma modulator
    Lee, Jaeseong
    Song, Seokjae
    Roh, Jeongjin
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2020, 107 (04) : 613 - 629
  • [2] Reduced complexity MASH delta-sigma modulator
    Ye, Zhipeng
    Kennedy, Michael Peter
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (08) : 725 - 729
  • [3] Delta-sigma modulator for a 1-Bit digital switching amplifier
    Fujimoto, Y
    Lo Ré, P
    Miyamoto, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (09) : 1865 - 1871
  • [4] A delta-sigma modulator for 1-bit digital switching amplifier
    Lo Ré, P
    Fujimoto, Y
    Tani, H
    Miyamoto, M
    PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2004, : 177 - 180
  • [5] Digital Noise Coupled MASH Delta-Sigma Modulator
    Rezapour, Ali
    Shamsi, Hossein
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (01) : 41 - 45
  • [6] Hardware Simplification to the Delta Path in a MASH 111 Delta-Sigma Modulator
    Yao, Chia-Yu
    Hsieh, Chih-Chun
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (04) : 270 - 274
  • [7] Noise-Cancelling Sturdy MASH Delta-Sigma Modulator
    Han, Changsok
    Fahmy, Ahmed
    Maghari, Nima
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 1502 - 1505
  • [8] 2ND-ORDER DELTA-SIGMA MODULATOR WITH 2-1 BIT QUANTIZERS
    TAN, N
    ERIKSSON, S
    ELECTRONICS LETTERS, 1992, 28 (16) : 1486 - 1488
  • [9] A 12-bit 3.125 MHz Bandwidth 0-3 MASH Delta-Sigma Modulator
    Gharbiya, Ahmed
    Johns, David A.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (07) : 2010 - 2018
  • [10] A 10-MHz multi-bit MASH delta-sigma modulator with analog summing interstage
    Wang, Zhidong
    Jung, Youngjae
    Roh, Jeongjin
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2015, 85 (01) : 201 - 207