A Parametrizable Template for Approximate Logic Synthesis

被引:1
|
作者
Rezaalipour, Morteza [1 ]
Biasion, Marco [1 ]
Scarabottolo, Ilaria [1 ]
Constantinides, George A. [2 ]
Pozzi, Laura [1 ]
机构
[1] USI, Lugano, Switzerland
[2] Imperial Coll London, London, England
关键词
DESIGN;
D O I
10.1109/DSN-W58399.2023.00049
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper presents XPAT, a novel algorithm for the generation of approximate circuits which employs an SMT solver to shape the final resulting circuit on a given parametrizable template. The solver outlines which products of which input literals must be included in the final circuit in order to undergo a given error constraint. A miter is created containing the exact circuit description, the template, and a measure of the tolerated error, and by carefully tuning some template key parameters, such as limiting the number of literals per product, this algorithm is able to derive circuits that outperform the state of the art in terms of area. XPAT retrieved circuits with area smaller than those found by state of the art methods in 75% of the cases, and on average obtained 9.85% (up to 60.4% in some cases) improvement in area savings.
引用
收藏
页码:175 / 178
页数:4
相关论文
共 50 条
  • [41] A Novel Heuristic Search Method for Two-Level Approximate Logic Synthesis
    Su, Sanbao
    Zou, Chen
    Kong, Weijiang
    Han, Jie
    Qian, Weikang
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (03) : 654 - 669
  • [42] Approximate Logic Synthesis: A Reinforcement Learning-Based Technology Mapping Approach
    Pasandi, Ghasem
    Nazarian, Shahin
    Pedram, Massoud
    PROCEEDINGS OF THE 2019 20TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2019, : 26 - 32
  • [43] A Satisfiability-Based Approximate Algorithm for Logic Synthesis Using Switching Lattices
    Aksoy, Levent
    Altun, Mustafa
    2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2019, : 1637 - 1642
  • [44] Sampling-Based Approximate Logic Synthesis: An Explainable Machine Learning Approach
    Zeng, Wei
    Davoodi, Azadeh
    Topaloglu, Rasit Onur
    2021 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN (ICCAD), 2021,
  • [45] Multi-Level Approximate Logic Synthesis under General Error Constraints
    Miao, Jin
    Gerstlauer, Andreas
    Orshansky, Michael
    2014 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2014, : 504 - 510
  • [46] A Two-Level Approximate Logic Synthesis Combining Cube Insertion and Removal
    Ammes, Gabriel
    Neto, Walter Lau
    Butzen, Paulo
    Gaillardon, Pierre-Emmanuel
    Ribas, Renato P.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (11) : 5126 - 5130
  • [47] Improving Netlist Transformation-Based Approximate Logic Synthesis Through Resynthesis
    Morales-Monge, Roger
    Castro-Godinez, Jorge
    Paim, Guilherme
    IEEE EMBEDDED SYSTEMS LETTERS, 2024, 16 (03) : 279 - 282
  • [48] A Parametrizable High-Level Synthesis Library for Accelerating Neural Networks on FPGAs
    Lester Kalms
    Pedram Amini Rad
    Muhammad Ali
    Arsany Iskander
    Diana Göhringer
    Journal of Signal Processing Systems, 2021, 93 : 513 - 529
  • [49] A Parametrizable High-Level Synthesis Library for Accelerating Neural Networks on FPGAs
    Kalms, Lester
    Rad, Pedram Amini
    Ali, Muhammad
    Iskander, Arsany
    Goehringer, Diana
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2021, 93 (05): : 513 - 529
  • [50] Iris Template Generation with Parallel Logic
    Rakvic, Ryan N.
    Ulis, Bradley J.
    Broussard, Randy P.
    Ives, Robert W.
    2008 42ND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1-4, 2008, : 1872 - 1875