A Parametrizable Template for Approximate Logic Synthesis

被引:1
|
作者
Rezaalipour, Morteza [1 ]
Biasion, Marco [1 ]
Scarabottolo, Ilaria [1 ]
Constantinides, George A. [2 ]
Pozzi, Laura [1 ]
机构
[1] USI, Lugano, Switzerland
[2] Imperial Coll London, London, England
来源
2023 53RD ANNUAL IEEE/IFIP INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS WORKSHOPS, DSN-W | 2023年
关键词
DESIGN;
D O I
10.1109/DSN-W58399.2023.00049
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper presents XPAT, a novel algorithm for the generation of approximate circuits which employs an SMT solver to shape the final resulting circuit on a given parametrizable template. The solver outlines which products of which input literals must be included in the final circuit in order to undergo a given error constraint. A miter is created containing the exact circuit description, the template, and a measure of the tolerated error, and by carefully tuning some template key parameters, such as limiting the number of literals per product, this algorithm is able to derive circuits that outperform the state of the art in terms of area. XPAT retrieved circuits with area smaller than those found by state of the art methods in 75% of the cases, and on average obtained 9.85% (up to 60.4% in some cases) improvement in area savings.
引用
收藏
页码:175 / 178
页数:4
相关论文
共 50 条
  • [31] Approximate Logic Synthesis under General Error Magnitude and Frequency Constraints
    Miao, Jin
    Gerstlauer, Andreas
    Orshansky, Michael
    2013 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2013, : 779 - 786
  • [32] DASALS: Differentiable Architecture Search-Driven Approximate Logic Synthesis
    Wang, Xuan
    Yan, Zheyu
    Meng, Chang
    Shi, Yiyu
    Qian, Weikang
    2023 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2023,
  • [34] Synthesis of Approximate Coders for On-chip Interconnects Using Reversible Logic
    Wille, Robert
    Keszocze, Oliver
    Hillmich, Stefan
    Walter, Marcel
    Garcia-Ortiz, Alberto
    PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, : 1140 - 1143
  • [35] Approximate Logic Synthesis for FPGA by Wire Removal and Local Function Change
    Wu, Yi
    Shen, Chuyu
    Jia, Yi
    Qian, Weikang
    2017 22ND ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2017, : 163 - 169
  • [36] HEDALS: Highly Efficient Delay-Driven Approximate Logic Synthesis
    Meng, Chang
    Zhou, Zhuangzhuang
    Yao, Yue
    Huang, Shuyang
    Chen, Yuhang
    Qian, Weikang
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (11) : 3491 - 3504
  • [37] Efficient Synthesis of Approximate Threshold Logic Circuits with an Error Rate Guarantee
    Lai, Yung-An
    Lin, Chia-Chun
    Wu, Chia-Cheng
    Chen, Yung-Chih
    Wang, Chun-Yao
    PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 773 - 778
  • [38] FALSAx: An Integrated Framework for Accuracy and Logic Synthesis Estimation of Approximate Adders
    da Rosa, Morgana Macedo Azevedo
    Antonietti, Leonardo
    Lopes, Rodrigo
    Barros, Eloisa
    da Costa, Eduardo Antonio Cesar
    Soares, Rafael
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024,
  • [39] From pure to approximate logic
    Sales, T
    1996 26TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 1996, : 148 - 152
  • [40] Approximate categoricity in continuous logic
    James E. Hanson
    Archive for Mathematical Logic, 2025, 64 (3) : 547 - 577