High-Performance and Low-Power p-Channel Transistors Based on Monolayer Be2C

被引:1
|
作者
Guo, Xinwei [1 ]
Hu, Xuemin [2 ]
Zhang, Shuyu [1 ]
Yang, Jialin [1 ]
Chen, Chuyao [1 ]
Zhang, Jingwen [1 ]
Qu, Hengze [1 ]
Zhang, Shengli [1 ]
Zhou, Wenhan [1 ]
机构
[1] Nanjing Univ Sci & Technol, Coll Mat Sci & Engn, MIIT Key Lab Adv Display Mat & Devices, Nanjing 210094, Peoples R China
[2] Jinling Inst Technol, Sch Mat Engn, Nanjing 211169, Peoples R China
基金
中国国家自然科学基金; 国家自然科学基金重大研究计划;
关键词
density functional theory; two-dimentionalmaterials; planar hypercoordinate atoms; p-channeltransistors; electronic properties; INVERSION LAYER MOBILITY; SI MOSFETS; UNIVERSALITY;
D O I
10.1021/acsami.3c09470
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
The advantages of 2D materials in alleviating the issues of short-channel effect and power dissipation in field-effect transistors (FETs) are well recognized. However, the progress of complementary integrated circuits has been stymied by the absence of high-performance (HP) and low-power (LP) p-channel transistors. Therefore, we conducted an investigation into the electronic and ballistic transport characteristics of monolayer Be2C, which features quasi-planar hexacoordinate carbons, by employing nonequilibrium Green's function combined with density functional theory. Be2C monolayer has planar anticonventional bonds and a direct bandgap of 1.53 eV. The I (on) of p-type Be2C HP FETs can achieve a remarkable 2767 mu A mu m(-1). All of the device properties of 2D Be2C FETs can exceed the demands of the International Roadmap for Devices and Systems. The excellent properties of Be2C as a 2D p-orbital material with a high hole mobility are discussed from different aspects. Our findings thus illustrate the tremendous potential of 2D Be2C for the next generation of HP and LP electronics applications.
引用
收藏
页码:53644 / 53650
页数:7
相关论文
共 50 条
  • [21] High-Performance InSb Based Quantum Well Field Effect Transistors for Low-Power Dissipation Applications
    Ashley, T.
    Emeny, M. T.
    Hayes, D. G.
    Hilton, K. P.
    Jefferies, R.
    Maclean, J. O.
    Smith, S. J.
    Tang, A. W-H.
    Wallis, D. J.
    Webber, P. J.
    2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 793 - 796
  • [22] Sb-based n- and p-channel heterostructure FETs for high-speed, low-power applications
    Boos, J. Brad
    Bennett, Brian R.
    Papanicolaou, Nicolas A.
    Ancona, Mario G.
    Champlain, James G.
    Chou, Yeong-Chang
    Lange, Michael D.
    Yang, Jeffrey M.
    Bass, Robert
    Park, Doewon
    Shanabrook, Ben V.
    IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (07) : 1050 - 1057
  • [23] High-Performance 40nm Gate Length InSb P-Channel Compressively Strained Quantum Well Field Effect Transistors for Low-Power (VCC=0.5V) Logic Applications
    Radosavljevic, M.
    Ashley, T.
    Andreev, A.
    Coomber, S. D.
    Dewey, G.
    Emeny, M. T.
    Fearn, M.
    Hayes, D. G.
    Hilton, K. P.
    Hudait, M. K.
    Jefferies, R.
    Martin, T.
    Pillarisetty, R.
    Rachmady, W.
    Rakshit, T.
    Smith, S. J.
    Uren, M. J.
    Wallis, D. J.
    Wilding, P. J.
    Chau, Robert
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 727 - +
  • [24] Advanced CMOS transistors in the nanotechnology era for high-performance, low-power logic applications
    Chau, R
    Doczy, M
    Doyle, B
    Datta, S
    Dewey, G
    Kavalieros, J
    Jin, B
    Metz, M
    Majumdar, A
    Radosavljevic, M
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 26 - 30
  • [25] High-performance low-power FFT cores
    Han, Wei
    Erdogan, Ahmet T.
    Arslan, Tughrul
    Hasan, Mohd.
    ETRI JOURNAL, 2008, 30 (03) : 451 - 460
  • [26] Ultrascaled Double-Gate Monolayer SnS2 MOSFETs for High-Performance and Low-Power Applications
    Guo, Shiying
    Wang, Yangyang
    Hu, Xuemin
    Zhang, Shengli
    Qu, Hengze
    Zhou, Wenhan
    Wu, Zhenhua
    Liu, Xuhai
    Zeng, Haibo
    PHYSICAL REVIEW APPLIED, 2020, 14 (04)
  • [27] Solution-processed high-performance p-channel copper tin sulfide thin-film transistors
    Mude, Narendra Naik
    Bukke, Ravindra Naik
    Jang, Jin
    JOURNAL OF MATERIALS CHEMISTRY C, 2021, 9 (29) : 9188 - 9196
  • [28] Key Roles of Trace Oxygen Treatment for High-Performance Zn-Doped CuI p-Channel Transistors
    Liu, Ao
    Zhu, Huihui
    Shim, Kyu In
    Hong, Jisu
    Jung, Haksoon
    Han, Jeong Woo
    Noh, Yong-Young
    ADVANCED ELECTRONIC MATERIALS, 2021, 7 (01)
  • [29] Low Contact Resistivity with Low Silicide/p+-Silicon Schottky Barrier for High-Performance p-Channel Metal-Oxide-Silicon Field Effect Transistors
    Tanaka, Hiroaki
    Isogai, Tatsunori
    Goto, Tetsuya
    Teramoto, Akinobu
    Sugawa, Shigetoshi
    Ohmi, Tadahiro
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2010, 49 (04)
  • [30] Implementing High-Performance, Low-Power FPGA-Based Optical Flow Accelerators in C
    Monson, Josh
    Wirthlin, Mike
    Hutchings, Brad L.
    PROCEEDINGS OF THE 2013 IEEE 24TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 13), 2013, : 363 - 369