Ultrascaled Double-Gate Monolayer SnS2 MOSFETs for High-Performance and Low-Power Applications

被引:33
|
作者
Guo, Shiying [1 ]
Wang, Yangyang [2 ]
Hu, Xuemin [1 ]
Zhang, Shengli [1 ]
Qu, Hengze [1 ]
Zhou, Wenhan [1 ]
Wu, Zhenhua [3 ]
Liu, Xuhai [4 ]
Zeng, Haibo [1 ]
机构
[1] Nanjing Univ Sci & Technol, Sch Mat Sci & Engn, MIIT Key Lab Adv Display Mat & Devices, Nanjing 210094, Peoples R China
[2] China Acad Space Technol, Nanophoton & Optoelect Res Ctr, Qian Xuesen Lab Space Technol, Beijing 100094, Peoples R China
[3] Chinese Acad Sci, Inst Microelect, Key Lab Microelect Device & Integrated Technol, Beijing 100029, Peoples R China
[4] Qingdao Univ, Coll Microtechnol & Nanotechnol, Qingdao 266071, Peoples R China
关键词
FIELD-EFFECT TRANSISTORS; HIGH-ELECTRON-MOBILITY; 2-DIMENSIONAL MATERIALS; SEMICONDUCTORS; SILICENE; GRAPHENE;
D O I
10.1103/PhysRevApplied.14.044031
中图分类号
O59 [应用物理学];
学科分类号
摘要
The shrinking of field-effect transistors (FETs) is in great demand for next-generation integrated circuits. However, traditional silicon FETs are reaching the scaling limits, and it is therefore urgent to explore alternative paradigms. Two-dimensional (2D) materials attract great research enthusiasm, owing to their abilities to suppress short-channel effects. Herein, we evaluate the electronic properties and device performance of ultrascaled 2D SnS2 metal-oxide-semiconductor FETs (MOSFETs) via ab initio simulations. Specifically, the Ion value of the 5.5 nm monolayer SnS2 n-MOSFETs is ultrahigh, up to 3400 mu A/mu m, as a result of the small effective masses of the conduction-band minimum of monolayer SnS2. Until the channel length is scaled down to 4 nm, the MOSFETs can fulfill the standards of Ion, delay time, and power dissipation product of the International Roadmap for Devices and Systems (IRDS) 2018 goals for high-performance devices. Moreover, the 5.5 nm monolayer SnS2 n-MOSFETs can also fulfill the IRDS 2018 requirements for the 2028 horizon for low-power applications. This work demonstrates that monolayer SnS2 is a favorable channel material for future competitive ultrascaled devices.
引用
收藏
页数:10
相关论文
共 50 条
  • [1] Double-gate SOI devices for low-power and high-performance applications
    Roy, K
    Mahmoodi, H
    Mukhopadhyay, S
    Ananthan, H
    Bansal, A
    Cakici, T
    ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, : 217 - 224
  • [2] Double-gate SOI devices for low-power and high-performance applications
    Roy, K
    Mahmoodi, H
    Mukhopadhyay, S
    Ananthan, H
    Bansal, A
    Cakici, T
    19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2005, : 445 - 452
  • [3] Low-power high-performance double-gate fully depleted SOI circuit design
    Zhang, RT
    Roy, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (05) : 852 - 862
  • [4] Novel high-density low-power high-performance double-gate logic techniques
    Chiang, MH
    Kim, K
    Tretz, C
    Chuang, CT
    2004 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2004, : 122 - 123
  • [5] Low-power tunable analog circuit blocks based on nanoscale double-gate MOSFETs
    Kaya, Savas
    Hamed, Hesham F. A.
    Starzyk, Janusz A.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (07) : 571 - 575
  • [6] High performance and low power domino logic using independent gate control in double-gate SOI MOSFETs
    Mahmoodi, H
    Mukhopadhyay, S
    Roy, K
    2004 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2004, : 67 - 68
  • [7] Negative capacitance double-gate MOSFET for advanced low-power electronic applications
    Kumar, Amit
    Communication, Saurabh Chaturvedi
    Kumar, Satyendra
    MICROELECTRONICS JOURNAL, 2025, 159
  • [8] Performance of Monolayer Blue Phosphorene Double-Gate MOSFETs from the First Principles
    Wang, Jin
    Cai, Qing
    Lei, Jianming
    Yang, Guofeng
    Xue, Junjun
    Chen, Dunjun
    Liu, Bin
    Lu, Hai
    Zhang, Rong
    Zheng, Youdou
    ACS APPLIED MATERIALS & INTERFACES, 2019, 11 (23) : 20956 - 20964
  • [9] Double-gate fully-depleted SOI transistors for low-power high-performance nano-scale circuit design
    Zhang, RT
    Roy, K
    Janes, DB
    ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, 2001, : 213 - 218
  • [10] Simulation Study of the Slope-Channel Double-Gate MOSFET for Low-Power Applications
    Zhang, Maolin
    Guo, Yufeng
    Chen, Jing
    Zhang, Jun
    Yao, Jiafei
    2019 CROSS STRAIT QUAD-REGIONAL RADIO SCIENCE AND WIRELESS TECHNOLOGY CONFERENCE (CSQRWC), 2019,