An Equivalence Checking Framework for Agile Hardware Design

被引:0
|
作者
Wang, Yanzhao [1 ]
Xie, Fei [1 ]
Yang, Zhenkun [2 ]
Cocchini, Pasquale [2 ]
Yang, Jin [2 ]
机构
[1] Portland State Univ, Dept Comp Sci, Portland, OR 97229 USA
[2] Intel Corp, Strateg CAD Labs, Hillsboro, OR 97124 USA
关键词
Equivalence Checking; Halide; Agile Hardware; Formal Verification;
D O I
10.1145/3566097.3567843
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Agile hardware design enables designers to produce new design iterations efficiently. Equivalence checking is critical in ensuring that a new design iteration conforms to its specification. In this paper, we introduce an equivalence checking framework for hardware designs represented in HalideIR. HalideIR is a popular intermediate representation in software domains such as deep learning and image processing, and it is increasingly utilized in agile hardware design. We have developed a fully automatic equivalence checkingworkflow seamlessly integrated with HalideIR and several optimizations that leverage the incremental nature of agile hardware design to scale equivalence checking. Evaluations of two deep learning accelerator designs show our automatic equivalence checking framework scales to hardware designs of practical sizes and detects inconsistencies that manually crafted tests have missed.
引用
收藏
页码:26 / 32
页数:7
相关论文
共 50 条
  • [41] Improvements to combinational equivalence checking
    Mishchenko, Alan
    Chatterjee, Satrajit
    Brayton, Robert
    Een, Niklas
    IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, 2006, : 90 - +
  • [42] On checking equivalence of simulation scripts
    Mancini, Toni
    Mari, Federico
    Massini, Annalisa
    Melatti, Igor
    Tronci, Enrico
    JOURNAL OF LOGICAL AND ALGEBRAIC METHODS IN PROGRAMMING, 2021, 120
  • [43] Equivalence Checking of Quantum Protocols
    Ardeshir-Larijani, Ebrahim
    Gay, Simon J.
    Nagarajan, Rajagopal
    TOOLS AND ALGORITHMS FOR THE CONSTRUCTION AND ANALYSIS OF SYSTEMS, TACAS 2013, 2013, 7795 : 478 - 492
  • [44] Equivalence checking of integer multipliers
    Chen, JC
    Chen, YA
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 169 - 174
  • [45] A method for approximate equivalence checking
    Thornton, M
    Drechsler, R
    Günther, W
    30TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2000, : 447 - 452
  • [46] Checking equivalence for partial implementations
    Scholl, C
    Becker, B
    38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 238 - 243
  • [47] Equivalence Checking of Reversible Circuits
    Wille, Robert
    Grosse, Daniel
    Miller, D. Michael
    Drechsler, Rolf
    JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2012, 19 (04) : 361 - 378
  • [48] Value of sequential equivalence checking
    Kumar, R.
    Kunz, W.
    Electronic Engineering (London), 1999, 71 (869):
  • [49] Equivalence checking for digital circuits
    Falkowski, Bogdan J.
    IEEE Potentials, 2004, 23 (02): : 21 - 23
  • [50] Checking Equivalence for Reo Networks
    Blechmann, Tobias
    Baier, Christel
    ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2008, 215 : 209 - 226