An Equivalence Checking Framework for Agile Hardware Design

被引:0
|
作者
Wang, Yanzhao [1 ]
Xie, Fei [1 ]
Yang, Zhenkun [2 ]
Cocchini, Pasquale [2 ]
Yang, Jin [2 ]
机构
[1] Portland State Univ, Dept Comp Sci, Portland, OR 97229 USA
[2] Intel Corp, Strateg CAD Labs, Hillsboro, OR 97124 USA
关键词
Equivalence Checking; Halide; Agile Hardware; Formal Verification;
D O I
10.1145/3566097.3567843
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Agile hardware design enables designers to produce new design iterations efficiently. Equivalence checking is critical in ensuring that a new design iteration conforms to its specification. In this paper, we introduce an equivalence checking framework for hardware designs represented in HalideIR. HalideIR is a popular intermediate representation in software domains such as deep learning and image processing, and it is increasingly utilized in agile hardware design. We have developed a fully automatic equivalence checkingworkflow seamlessly integrated with HalideIR and several optimizations that leverage the incremental nature of agile hardware design to scale equivalence checking. Evaluations of two deep learning accelerator designs show our automatic equivalence checking framework scales to hardware designs of practical sizes and detects inconsistencies that manually crafted tests have missed.
引用
收藏
页码:26 / 32
页数:7
相关论文
共 50 条
  • [21] OpenPiton at 5: A Nexus for Open and Agile Hardware Design
    Balkind, Jonathan
    Chang, Ting-Jung
    Jackson, Paul J.
    Tziantzioulis, Georgios
    Li, Ang
    Gao, Fei
    Lavrov, Alexey
    Chirkov, Grigory
    Tu, Jinzheng
    Shahrad, Mohammad
    Wentzlaff, David
    IEEE MICRO, 2020, 40 (04) : 22 - 31
  • [22] What’s Missing in Agile Hardware Design? Verification!
    Babak Falsafi
    Journal of Computer Science and Technology, 2023, 38 : 735 - 736
  • [23] qEC: A Logical Equivalence Checking Framework Targeting SFQ Superconducting Circuits
    Fayyazi, Arash
    Nazarian, Shahin
    Pedram, Massoud
    2019 IEEE INTERNATIONAL SUPERCONDUCTIVE ELECTRONICS CONFERENCE (ISEC), 2019,
  • [24] A Framework for Automated Feature Based Mixed-Signal Equivalence Checking
    Ain, Antara
    Sanyal, Sayandeep
    Dasgupta, Pallab
    VLSI DESIGN AND TEST, 2017, 711 : 779 - 791
  • [25] Enhancement of the Malaysian Qualification Framework for equivalence-checking via APEL
    Amin, N. F. M. Mohd
    Kaprawi, N.
    TVET TOWARDS INDUSTRIAL REVOLUTION 4.0, 2020, : 54 - 58
  • [26] Scalable sequential equivalence checking across arbitrary design transformations
    PROCEEDINGS 2006 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2007, : 259 - 266
  • [27] Handling Design and Implementation Optimizations in Equivalence Checking for Behavioral Synthesis
    Yang, Zhenkun
    Hao, Kecheng
    Ray, Sandip
    Xie, Fei
    2013 50TH ACM / EDAC / IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2013,
  • [28] ChatChisel: Enabling Agile Hardware Design with Large Language Models
    Liu, Tianyang
    Tian, Qi
    Ye, Jianmin
    Fu, LikTung
    Su, Shengchu
    Li, Junyan
    Wane, Gwok-Waa
    Zhang, Layton
    Wong, Sam-Zaak
    Wang, Xi
    Yang, Jun
    2024 INTERNATIONAL SYMPOSIUM OF ELECTRONICS DESIGN AUTOMATION, ISEDA 2024, 2024, : 710 - 716
  • [29] Sequential equivalence checking
    Mathur, A
    Fujita, M
    Balakrishnan, M
    Mitra, R
    19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2005, : 18 - 19
  • [30] Hardware framework of HAVC system design
    Wang Zhitao
    Hu Wei
    Mei Shengwei
    Xia Deming
    2006 1ST IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOLS 1-3, 2006, : 431 - +