An Equivalence Checking Framework for Agile Hardware Design

被引:0
|
作者
Wang, Yanzhao [1 ]
Xie, Fei [1 ]
Yang, Zhenkun [2 ]
Cocchini, Pasquale [2 ]
Yang, Jin [2 ]
机构
[1] Portland State Univ, Dept Comp Sci, Portland, OR 97229 USA
[2] Intel Corp, Strateg CAD Labs, Hillsboro, OR 97124 USA
关键词
Equivalence Checking; Halide; Agile Hardware; Formal Verification;
D O I
10.1145/3566097.3567843
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Agile hardware design enables designers to produce new design iterations efficiently. Equivalence checking is critical in ensuring that a new design iteration conforms to its specification. In this paper, we introduce an equivalence checking framework for hardware designs represented in HalideIR. HalideIR is a popular intermediate representation in software domains such as deep learning and image processing, and it is increasingly utilized in agile hardware design. We have developed a fully automatic equivalence checkingworkflow seamlessly integrated with HalideIR and several optimizations that leverage the incremental nature of agile hardware design to scale equivalence checking. Evaluations of two deep learning accelerator designs show our automatic equivalence checking framework scales to hardware designs of practical sizes and detects inconsistencies that manually crafted tests have missed.
引用
收藏
页码:26 / 32
页数:7
相关论文
共 50 条
  • [1] Agile Hardware Design
    John, Lizy Kurian
    IEEE MICRO, 2020, 40 (04) : 4 - 5
  • [2] Ensuring Trust of Third-Party Hardware Design with Constrained Sequential Equivalence Checking
    Shrestha, Gyanendra
    Hsiao, Michael S.
    2012 IEEE INTERNATIONAL CONFERENCE ON TECHNOLOGIES FOR HOMELAND SECURITY, 2012, : 7 - 12
  • [3] A General Equivalence Checking Framework for Multivalued Logic
    Lin, Chia-Chun
    Yen, Hsin-Ping
    Wei, Sheng-Hsiu
    Chen, Pei-Pei
    Chen, Yung-Chih
    Wang, Chun-Yao
    2021 26TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2021, : 61 - 66
  • [4] Creating an Agile Hardware Design Flow
    Bahr, Rick
    Barrett, Clark
    Bhagdikar, Nikhil
    Carsello, Alex
    Daly, Ross
    Donovick, Caleb
    Durst, David
    Fatahalian, Kayvon
    Feng, Kathleen
    Hanrahan, Pat
    Hofstee, Teguh
    Horowitz, Mark
    Huff, Dillon
    Kjolstad, Fredrik
    Kong, Taeyoung
    Liu, Qiaoyi
    Mann, Makai
    Melchert, Jackson
    Nayak, Ankita
    Niemetz, Aina
    Nyengele, Gedeon
    Raina, Priyanka
    Richardson, Stephen
    Setaluri, Raj
    Setter, Jeff
    Sreedhar, Kavya
    Strange, Maxwell
    Thomas, James
    Torng, Christopher
    Truong, Leonard
    Tsiskaridze, Nestan
    Zhang, Keyi
    PROCEEDINGS OF THE 2020 57TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2020,
  • [5] Theoretical framework for compositional sequential hardware equivalence verification in presence of design constraints
    Khasidashvili, Z
    Skaba, M
    Kaiss, D
    Hanna, Z
    ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 58 - 65
  • [6] Model checking: A hardware design perspective
    Pixley C.
    Singhal V.
    International Journal on Software Tools for Technology Transfer, 1999, 2 (3) : 288 - 306
  • [7] Model checking: A hardware design perspective
    Pixley, Carl
    Singhal, Vigyan
    International Journal on Software Tools for Technology Transfer, 1999, 2 (03): : 288 - 306
  • [8] An Equivalence Checking Framework for Array-Intensive Programs
    Banerjee, Kunal
    Mandal, Chittaranjan
    Sarkar, Dipankar
    AUTOMATED TECHNOLOGY FOR VERIFICATION AND ANALYSIS (ATVA 2017), 2017, 10482 : 84 - 90
  • [9] Achieving high coverage in hardware equivalence checking via concolic verification
    Roy, Pritam
    Chaki, Sagar
    FORMAL METHODS IN SYSTEM DESIGN, 2022, 60 (03) : 329 - 349
  • [10] Achieving high coverage in hardware equivalence checking via concolic verification
    Pritam Roy
    Sagar Chaki
    Formal Methods in System Design, 2022, 60 : 329 - 349