共 50 条
- [2] Ensuring Trust of Third-Party Hardware Design with Constrained Sequential Equivalence Checking 2012 IEEE INTERNATIONAL CONFERENCE ON TECHNOLOGIES FOR HOMELAND SECURITY, 2012, : 7 - 12
- [3] A General Equivalence Checking Framework for Multivalued Logic 2021 26TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2021, : 61 - 66
- [4] Creating an Agile Hardware Design Flow PROCEEDINGS OF THE 2020 57TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2020,
- [5] Theoretical framework for compositional sequential hardware equivalence verification in presence of design constraints ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 58 - 65
- [7] Model checking: A hardware design perspective International Journal on Software Tools for Technology Transfer, 1999, 2 (03): : 288 - 306
- [8] An Equivalence Checking Framework for Array-Intensive Programs AUTOMATED TECHNOLOGY FOR VERIFICATION AND ANALYSIS (ATVA 2017), 2017, 10482 : 84 - 90
- [10] Achieving high coverage in hardware equivalence checking via concolic verification Formal Methods in System Design, 2022, 60 : 329 - 349