A Design-Space Exploration Framework for Application-Specific Machine Learning Targeting Reconfigurable Computing

被引:0
|
作者
Mahmood, Safdar [1 ]
Huebner, Michael [1 ]
Reichenbach, Marc [1 ,2 ]
机构
[1] Brandenburg Tech Univ Cottbus, Chair Comp Engn, Cottbus, Germany
[2] Univ Rostock, Integrated Syst, Rostock, Germany
关键词
Reconfigurable Computing; Neural Networks; Design Space Exploration; Optimization; Field-Programmable Arrays (FPGAs);
D O I
10.1007/978-3-031-42921-7_27
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Machine learning has progressed from inaccessible for embedded systems to readily deployable, thanks to efficient training on modern computers. Regrettably, requirements for each specific application which relies on machine learning varies on a case-by-case basis. In each application context, there exists multiple conditions and specifications which call for different design implementations for optimal performance. In addition to that, targeting reconfigurable computing involves further considerations and workarounds such as quantization, pruning, accelerator design, memory usage and energy-efficiency for power-constrained systems. The aim of this Phd Project is to undertake an analysis and investigation of the limitations inherent in application-specific machine learning within the context of reconfigurable computing. Our objective is to investigate in this new dimension and propose a hardware/software framework to facilitate a meticulous design-space exploration, enabling the identification of optimal strategies for achieving an effective and efficient design process by exploiting dynamic reconfiguration.
引用
收藏
页码:371 / 374
页数:4
相关论文
共 50 条
  • [21] Design-Space Exploration of Pareto-Optimal Architectures for Deep Learning with DVFS
    Santoro, Giulia
    Casu, Mario R.
    Peluso, Valentino
    Calimera, Andrea
    Alioto, Massimo
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [22] ReSPIR: A Response Surface-Based Pareto Iterative Refinement for Application-Specific Design Space Exploration
    Palermo, Gianluca
    Silvano, Cristina
    Zaccaria, Vittorio
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (12) : 1816 - 1829
  • [23] Application-specific coarse-grained reconfigurable array: architecture and design methodology
    Zhou, Li
    Liu, Dongpei
    Zhang, Jianfeng
    Liu, Hengzhu
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2015, 102 (06) : 897 - 910
  • [24] Design-Space Exploration of Energy-Delay-Area Efficient Coarse-Grain Reconfigurable Datapath
    Purohit, Sohan
    Lanuzza, Marco
    Perri, Stefania
    Corsonello, Pasquale
    Margala, Martin
    22ND INTERNATIONAL CONFERENCE ON VLSI DESIGN HELD JOINTLY WITH 8TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2009, : 45 - +
  • [25] Automatic Design of Application-Specific Reconfigurable Processor Extensions with UPaK Synthesis Kernel
    Wolinski, Christophe
    Kuchcinski, Krzysztof
    Raffin, Erwan
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2009, 15 (01)
  • [26] Design Space Exploration of Application Specific Number Formats Targeting an FPGA Implementation of SPICE
    Gehrunger, Jonas
    Hochberger, Christian
    APPLIED RECONFIGURABLE COMPUTING. ARCHITECTURES, TOOLS, AND APPLICATIONS, ARC 2023, 2023, 14251 : 66 - 80
  • [27] On Learning-Based Methods for Design-Space Exploration with High-Level Synthesis
    Liu, Hung-Yi
    Carloni, Luca P.
    2013 50TH ACM / EDAC / IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2013,
  • [28] A Transaction-Level Framework for Design-Space Exploration of Hardware-Enhanced Operating Systems
    Gregorek, Daniel
    Garcia-Ortiz, Alberto
    2014 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP (SOC), 2014,
  • [29] Spiking Neural Networks Design-Space Exploration Platform Supporting Online and Offline Learning
    El-Masry, Moamen
    Anees, Sohaib
    Weigel, Robert
    2023 IEEE 36TH INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE, SOCC, 2023, : 319 - 323
  • [30] Design-space exploration for block-processing based temporal partitioning of run-time reconfigurable systems
    Kaul, M
    Vemuri, R
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2000, 24 (2-3): : 181 - 209