共 50 条
- [31] Design of a 0.7∼1.5 GHz Wideband Power Amplifier in 0.18-μm CMOS Process [J]. APPLIED COMPUTATIONAL ELECTROMAGNETICS SOCIETY JOURNAL, 2016, 31 (08): : 1003 - 1008
- [32] A 2-Gb/s 16:1 multiplexer in 0.18-μm CMOS process [J]. 2008 INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY PROCEEDINGS, VOLS 1-4, 2008, : 868 - +
- [33] Design of a 0.7∼1.5 GHz Wideband Power Amplifier in 0.18-μm CMOS Process [J]. 2015 IEEE MTT-S INTERNATIONAL MICROWAVE WORKSHOP SERIES ON ADVANCED MATERIALS AND PROCESSES FOR RF AND THZ APPLICATIONS (IMWS-AMP), 2015, : 443 - 445
- [34] High-performance fully integrated 4 GHz CMOS LC VCO in standard 0.18-μm CMOS technology [J]. 2005 Emerging Information Technology Conference (EITC), 2005, : 65 - 68
- [35] A 10-Gb/s Fully Balanced Differential Output Transimpedance Amplifier in 0.18-μm CMOS Technology for SDH/SONET Application [J]. 2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 684 - 687
- [39] A 0.18-μm CMOS capacitive sensor lab-on-chip [J]. SENSORS AND ACTUATORS A-PHYSICAL, 2008, 141 (02) : 454 - 462
- [40] A 0.1-28 GHz Differential Cascaded Distributed Amplifier in 0.18-μ m CMOS Technology [J]. 2019 IEEE MTT-S INTERNATIONAL WIRELESS SYMPOSIUM (IWS 2019), 2019,